# **JEDEC STANDARD**

# **Graphics Double Data Rate 7 SGRAM Standard (GDDR7)**

# **JESD239.01**

**JESD239.01**<br>
(Editorial Revision of JESD239, February 2024)

**ATTENTION USERS:** Be advised that the formulating subcommittee is working on an update that may require host design changes. Members of the subcommittee may contact the TG for more information..

# **April 2024**

# **JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



#### **NOTICE**

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information. mization there are proced<br>processed and ultimately<br>a this standard may be m<br>the standard are met.<br>estions relative to the con<br>EDEC at the address bele

> Published by ©JEDEC Solid State Technology Association 2024 3103 10th Street North Suite 240S Arlington, VA 22201

JEDEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

#### **PRICE: Contact JEDEC**

Printed in the U.S.A. All rights reserved

# DO NOT VIOLATE THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association 3103 10th Street North Suite 240S Arlington, VA 22201 https://www.jedec.org/contact eproduced without permission<br>
For information, contact:<br>
Solid State Technology Asso<br>
3103 10th Street North

# **ATTENTION USERS**

Be advised that the formulating subcommittee is working on an update that may require host design changes. Members of the subcommittee may contact the TG for more information. that may require host design changes. Members of the subcommittee may contact the TG for more information.

# **Graphics Double Data Rate 7 SGRAM Standard (GDDR7)**





 $\overline{\mathbf{5}}$ 













#### **List of Figures**















#### **List of Tables**

#### Pages















-xiv-

# **Graphics Double Data Rate 7 SGRAM Standard (GDDR7)**

From JEDEC Board Ballot JCB-24-02, formulated under the cognizance of the JC-42.1 sub-committee on Graphics RAMs (GDDRx), item 1860.99.

#### <span id="page-18-0"></span>**1 Scope**

This standard defines the Graphics Double Data Rate 7 (GDDR7) Synchronous Graphics Random Access Memory (SGRAM) specification, including features, functionality, package, and pin assignments.

The purpose of this standard is to define the minimum set of requirements for 16 Gb through 64 Gb x8 quad channel GDDR7 SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR7 SGRAM vendors providing compatible devices. Some aspects of the GDDR7 standard such as AC timings and capacitance values were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics. This document was created based on some aspects of the GDDR6 Standard (JESD250) and other JEDEC device standards.

**HUAWEI** 

#### <span id="page-19-0"></span>**2 Overview, Definitions, and Organization**

#### <span id="page-19-1"></span>**2.1 Features**

- 4 separate independent channels with point-to-point interface for data, Command Address (CA), and clocks
- Common differential clock inputs WCK\_t/WCK\_c per channel for the data bus (DQ, DQE) and the CA bus
- Double Data Rate (DDR) Data bus (with regards to the WCK)
- High-speed data signaling using PAM3; low speed data signaling option for NRZ
- Single ended or differential Read clock (RCK) per channel
- Single Data Rate (SDR) CA bus(with regards to the WCK); NRZ input with single and multicycle commands
- ERR signal (PAM3 coded) for communicating WRCRC and CAPAR errors
- CA Parity (CAPAR) and CA Parity with command blocking (CAPARBLK)
- 16 internal banks per channel
- 32n prefetch architecture: 256 bit per array read or write access per channel
- Burst length: 16 Symbols (PAM3) or 32 (NRZ)
- Programmable READ and WRITE latency
- Command Address bus inversion (CABI)
- Command Address bus training: command address input monitoring by DQ signals
- Data read and write training via READ FIFO or LFSR
- READ FIFO pattern preload by LDFF command
- PRBS 11 or 15 with programmable seed for LFSR Training
- LFSR burst error counter for Write training
- Lane masking, inversion, and pattern shift for LFSR training
- Eye masking for LSFR or FIFO mode training
- ERR signal training
- CA Oscillator (CAOSC)
- Read/Write data transmission integrity secured by cyclic redundancy check Example It aining<br>
Frachist for LFSR training<br>
Frachist School and School and Training<br>
HUARGEN School and Training<br>
HUARGEN School and Training<br>
HUARGEN SCHIP AND SCHIP AND NOTELLAND CONTINUES
- READ/WRITE CRC on/off mode
- Programmable DQE latency and WRCRC2ERR latency
- On-chip temperature sensor with read-out
- Auto precharge option for each burst access
- Auto refresh (16k cycles) with all-bank and per-bank options
- Self Refresh, Sleep, Self Refresh Sleep and Hibernate Self Refresh Sleep modes
- Temperature Controlled Self Refresh rate
- Frequency change sequence and Dynamic Voltage Sequence (DVS) support including FDMR
- CSP command for Sleep to synchronous operation
- CSP feedback for confirmation that device received CSP command
- Info Read for device identification and status information
- On-die ECC with error severity reporting during Reads
- Refresh Management (RFM), Adaptive RFM and Directed RFM
- Post package repair support (hPPR)
- On-die termination (ODT)
- Impedance calibration with external reference resistor (120 Ohm)
- Programmable termination and driver strength offsets for DQ/DQE/RCK
- Internal VREF for data inputs and CA inputs with programmable levels
- 4-channel/2-channel mode configuration set at power-up with CA0\_A and CA0\_C
- 1.2 V  $+/-$  0.036 V supply for device operation (VDD)
- 1.2 V  $+/-$  0.036 V supply for I/O interface (VDDQ)
- 1.8 V + 0.108 V / 0.054 V supply for VPP
- 266 ball BGA package with 0.73 x 0.75 mm pitch

#### <span id="page-20-0"></span>**2.2 Functional Description**

The GDDR7 SGRAM is a high-speed dynamic random-access memory designed for applications requiring high bandwidth. The device's architecture consists of four byte wide fully independent channels. GDDR7 uses a 256b per read and write array access architecture and a DDR PAM3 interface to achieve high-speed operation. In PAM3 mode the byte consists of ten DQ and one DQE signal. See the *[PAM3](#page-28-0)* section for details on high speed I/O signaling. GDDR7 also includes a NRZ I/O signaling mode for low power operation that has a byte definition that includes eight DQ and one DQE.

GDDR7 devices contain the following number of bits:

16 Gb has 17,179,869,184 bits 24 Gb has 25,769,803,776 bits 32 Gb has 34,359,738,368 bits 48 Gb has 51,539,607,552 bits 64 Gb has 68,719,476,736 bits

The GDDR7 SGRAM's high-speed interface is optimized for point-to-point connections to a host controller. On-die termination (ODT) is provided for all high-speed interface signals to eliminate the need for termination resistors in the system.

GDDR7 operates from a differential clock WCK t and WCK c. WCK is common to both Command Address (CA) and DQ buses.

Command and Address (CA) are registered at every rising edge of WCK. GDDR7 uses a separate 4n-cycle (nCK4) Row Command bus and 4n-cycle (nCK4) Column Command bus. Row Command Address is 11-bit that contains command, bank address, row address, op code, and etc. via CA[2:0]. Column Command Address is 7-bit that contains command, bank address, column address, and etc. via CA[4:3]. There are both single nCK4 cycle and multi nCK4 cycle commands. See the *C[OMMAND](#page-135-0) TRUTH TABLE* section for details. lock WCK\_t and WCK\_c<br>red at every rising edge of<br>le (nCK4) Column Comma<br>ress, row address, op code, a<br>d, bank address, column aa<br>4 cycle commands. See th

The row and bank address to be accessed is registered coincident with the Activate command. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access. Read and write accesses to GDDR7 are burst oriented; accesses start at a selected location and consists of a total of sixteen symbols in PAM3 mode and thirty-two data words in NRZ mode. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command.

GDDR7 include several features to improve the integrity of data including OD-ECC, CRC, hPPR, CA Parity, and CAPAR with Command Blocking. See the *DATA I[NTEGRITY](#page-226-0)* section for more details.

Prior to normal operation, the GDDR7 SGRAM is required to be initialized. The *I[NITIALIZATION](#page-48-0)* section provides detailed information covering device initialization.

This standard includes all features and functionality required for GDDR7 SGRAM devices both in PAM3 mode and NRZ mode. In many cases the GDDR7 specification describes the behavior of a single channel.

#### <span id="page-21-0"></span>**2.3 Definition Of Signal State Terminology**

GDDR7 SGRAM will be operated in both ODT Enable (terminated) and ODT Disable (unterminated) modes. For highest data rates it is recommended to operate in the ODT Enable mode. ODT Disable mode is designed to reduce power and may operate at reduced data rates. There exist situations where ODT Enable mode cannot be guaranteed for a short period of time, i.e., during power up.

Following are four terminologies defined for the state of a device (GDDR7 SGRAM or controller) signal during operation. The state of the bus will be determined by the combination of the device signal connected to the bus in the system. For example, in GDDR7 it is possible for the SGRAM signal to be tristate while the controller signal is HIGH or ODT. In both cases the bus would be HIGH if the ODT is enabled. For details on the device's signals and their function see the *S[IGNALS](#page-308-1)* section.

Device signal level:

- HIGH: A device signal is driving the Logic "HIGH" state in NRZ mode and "+1" in PAM3 mode. See the *[PAM3](#page-28-0)* section for more details on PAM3 levels.
- LOW: A device signal is driving the Logic "LOW" state in NRZ mode and "-1" in PAM3 mode.
- High-Z: A device signal is tristate.
- ODT: A device signal terminates with ODT setting, which could be terminating or tristate depending on Mode Register setting.



#### <span id="page-22-0"></span>**2.4 Clocking**

The GDDR7 SGRAM supports two operating modes for WCK frequency which differ in the DQ[9:0]/DQE to WCK clock frequency ratio. The GDDR7 SGRAM supports NRZ mode and PAM3 mode operating modes for WCK frequency which differ in the DQ[9:0]/DQE to WCK clock frequency ratio.

*F[IGURE](#page-23-0) 1* illustrates the difference between a NRZ mode and a PAM3 mode.

Each channel of a GDDR7 SGRAM includes a single differential clock pair WCK\_t/WCK\_c for latching command/address (CA) inputs, for latching write data and for driving read data. Command and Address (CA) are registered at every rising WCK edge.

A rising WCK edge is defined as the crossing of the positive edge of WCK\_t and the negative edge of WCK c. A falling WCK edge is defined as the crossing of the negative edge of WCK t and the positive edge of WCK\_c.

CK4 (int.) is quarter rate of WCK frequency for internal clocking and for AC timings. For commands that span multiple CK4 cycles the last CK4 cycle of a command is the reference point for all related AC timings and latencies. Timing diagrams are drawn accordingly.

<span id="page-22-1"></span>

#### **Table 1 — Example of WCK and Interface Signal Frequency Relationship**

#### **[2.4](#page-22-0) [Clocking](#page-22-0) (cont'd)**





<span id="page-23-0"></span>

#### **[2.4](#page-22-0) [Clocking](#page-22-0) (cont'd)**

The GDDR7 SGRAM supports two operating modes for WCK frequency which differ in the DQ[9:0]/DQE to WCK clock frequency ratio. The GDDR7 SGRAM supports NRZ mode and PAM3 mode operating modes for WCK frequency which differ in the DQ[9:0]/DQE to WCK clock frequency ratio.

*F[IGURE](#page-23-0) 1* illustrates the difference between a NRZ mode and a PAM3 mode.

Each channel of a GDDR7 SGRAM includes a single differential clock pair WCK\_t/WCK\_c for latching command/address (CA) inputs, for latching write data and for driving read data. Command and Address (CA) are registered at every rising WCK edge.

A rising WCK edge is defined as the crossing of the positive edge of WCK\_t and the negative edge of WCK\_c. A falling WCK edge is defined as the crossing of the negative edge of WCK\_t and the positive edge of WCK\_c.

CK4 (int.) is quarter rate of WCK frequency for internal clocking and for AC timings.



<span id="page-24-0"></span>**Figure 2 — Block Diagram of an Example Clock System**

#### <span id="page-25-0"></span>**2.5 Addressing**

GDDR7 SGRAMs use a single data rate command address scheme on the device. The command and addresses is packetized on 5 CA signals (CA[4:0]) over either single CK4 cycle or multi CK4 cycles depending on the command (see *C[OMMAND](#page-135-0) TRUTH TABLE*).

To enable higher performance, GDDR7 SGRAMs provide semi-independent row and column command interfaces for each channel. These interfaces increase command bandwidth by allowing read and write commands to be issued simultaneously with other commands like Activate and Precharge commands. See *ROW AND COLUMN C[OMMANDS](#page-134-1)*.

GDDR7 addressing is defined for a single channel with devices being configured to either 2 or 4 channels/device.

<span id="page-25-1"></span>

#### **Table 2 — Addressing Scheme**

NOTES:

1. The column address notation for GDDR7 does not include addressing within the prefetch of 256 bits as the burst order is always fixed for READ and WRITE commands.

2. Page Size = 2^COLBITS \* (Prefetch\_Size/8) where COLBITS is the number of column address bits.

3. Row address range with  $R[15:14] = 11$  for 2 CH mode and  $R[14:13] = 11$  for 4 CH mode is not present for 24 Gb density.

#### <span id="page-26-0"></span>**2.6 Command Address Bus Inversion (CABI)**

Command Address Bus Inversion (CABI) reduces the power requirements on Command Address (CA) bus, as the number of CA lines driving a LOW level can be limited to 10-bit in 20-bit of 4-cycle Row and Column CA per channel.

The Command Address Bus Inversion function is associated with the electrical signaling on the CA lines between a controller and the device, regardless of whether the information conveyed on the CA lines is a row or column address, a command, a mode register op-code, par, or any other pattern.

Once enabled by the corresponding CABI Mode Register bit, the GDDR7 SGRAM will invert the pattern received on the CA inputs in case CABI was sampled LOW, or leave the pattern non-inverted in case CABI was sampled HIGH, as shown in *F[IGURE](#page-26-2) 3*. If CABI is disabled (MR0 OP0=1), CABI (CA1 of 0th clock cycle) bit is "Valid" (V) but it is recommended to be set to HIGH.



**Figure 3 — Example of Command Address Bus Inversion Logic**

#### <span id="page-26-2"></span><span id="page-26-1"></span>**2.7 Command Address Parity (CAPAR) Definition**

The convention of parity is even parity, i.e., valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words, the parity bit is chosen so that the total number of 1's in the 20-bit, including the parity bit is even. If CAPAR is disabled (MR15 OP0=0), CAPAR bit (CA4 of 3rd clock cycle) is "Valid" (V) but it is recommended to be set to HIGH. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) PROTOCOL* section for more details.

<span id="page-26-3"></span>



#### <span id="page-27-0"></span>**2.8 CABI and CAPAR Order**

The flow diagram in *F[IGURE](#page-27-1) 4* illustrates the CABI and CAPAR operation. The controller decides whether to invert or not invert the data conveyed and then make even parity with CAPAR on the CA lines. The GDDR7 SGRAM must perform the reverse operation based on even parity with CAPAR and the level of CABI. CA input timing parameters are only valid with CABI being enabled and a maximum of 9 CA inputs driven LOW in 4-cycle CA BUS.



NOTE 1 18-bit is 4-cycle of CA bus excluding CABI (0<sup>th</sup> clock cycle CA1) and CAPAR (3<sup>rd</sup> clock cycle CA4)

NOTE 2 CABI (MR0 OP0), CAPAR (MR015, OP0) and CAPARBLK (MR015 OP1) are enabled for illustration

<span id="page-27-1"></span>NOTE 3 If CABI and CAPAR are disabled, CABI bit & PAR bit are "Valid" (V) but they are recommended to be set to HIGH.

#### **Figure 4 — Command Address Bus Inversion (CABI) and Command Address Parity (CAPAR) Flow Diagram**

#### <span id="page-28-0"></span>**2.9 PAM3**

#### <span id="page-28-1"></span>**2.9.1 PAM3 Signaling and Encoding Conventions**

The GDDR7 SGRAMs can be configured to use a PAM3 I/O system for the data interface (DQ[9:0], DQE). PAM3 works with point-to-point signaling between driver and receiver. PAM3 is enabled by setting MR0 OP8 to 1.

<span id="page-28-3"></span>The PAM3 signaling transmits a ternary digit (or trit) per U.I. using three distinct signal levels in a balanced signed-digit representation  $(+1, 0, -1)$ . Each PAM3 symbol is internally represented by two bits, although only three combinations are valid as shown in *T[ABLE](#page-28-3) 4*.





#### <span id="page-28-2"></span>**2.9.2 PAM3 Burst Encoding**

In PAM3 mode GDDR7 SGRAMs transfer a total of 176 symbols per burst access over 11 data lines (BL 16 x 11 DQs = 176 Symbols). Write data is PAM3 decoded before written to the memory array, read data is PAM3 encoded before it is transmitted. The maximum burst data payload is 276 bits, as in the case of read direction when CRC and poison are enabled (256 data bits + 18 CRC bits + 1 Severity bit + 1 Poison bit). <sup>-1</sup><br> *CONDITIONS* Section for absolute<br>
sfer a total of 176 symbols<br>
ta is PAM3 decoded before<br>
ed. The maximum burst dae<br>
e enabled (256 data bits +

To avoid CRC error multiplication, reduce static termination power and to maximize the relationship between encoding efficiency and implementation simplicity, the GDDR7 makes use of different types of PAM3 encoders/decoders, as shown in *F[IGURE](#page-29-0) 5* and *F[IGURE](#page-29-1) 6*.

- **11b7S**: eleven-bits-to-seven-symbols encoder/decoder for efficient data coding. The encoder/decoder truth table is shown in *T[ABLE](#page-31-0) 7* and a recommendation for efficient implementation of the encoder/decoder is provided and explained in *SECTION [2.9.3](#page-39-0)*.
- **3b2S**: three bits-to-two-symbols encoder/decoder for DC balanced encoding, as defined in *T[ABLE](#page-30-0)  [5](#page-30-0)*. Instances of this encoder are used to encode the CRC (in PAM3 and NRZ modes), and in PAM3 mode for LFSR training and the 3 bits of data remainder on DQ4 (see *F[IGURE](#page-38-0) 7*).
- **2b1S**: two-bits-to-1-symbol encoder/decoder for Severity and Poison, as in *T[ABLE](#page-30-1) 6.* Note that SEV/PSN are mutually exclusive, Severity prevails over Poison.

The total burst transfer payload per channel is encoded using  $23 \times 11b7S$  and 1 x 3b2S for the data, 6 x 3b2S for the CRC and 1 x 2b1S for the SEV/PSN, it adds up to the 176 PAM3 symbols that can be allocated for a 16 burst over 11 data lines. The logical to physical lane mapping, burst order and bit-to-symbol encoder grouping is shown in *F[IGURE](#page-38-0) 7*.

#### **[2.9](#page-28-0) [PAM3](#page-28-0) (cont'd)**



NOTE 1: The scrambler block performs a bitwise XOR operation on the array read data before PAM3 encoding using the scrambler code as programmed in MR20. Please refer to the *STATIC DATA S[CRAMBLER](#page-42-0)* section for details.



<span id="page-29-0"></span>

NOTE 1 Severity flag is not transmitted during write operation.

- NOTE 2 During Writes, the DRAM computes the CRC on the received data and the result is compared with the 18 bits CRC received from the host, a mismatch is reported back to the host on the ERR pin as CRC Write Error.
- <span id="page-29-1"></span>NOTE 3 The scrambler block performs a bitwise XOR operation on the data after PAM3 decoding before writing it to the array using the scrambler code as programmed in MR20. Please refer to the *STATIC DATA S[CRAMBLER](#page-42-0)* section for details.

#### **Figure 6 —Burst Data Payload Decoding Diagram (Write Operation)**

#### **[2.9](#page-28-0) [PAM3](#page-28-0) (cont'd)**

<span id="page-30-0"></span>

#### **Table 5 — 3b2S Encoder for CRC, Data Remainder, and LFSR Training**

**Table 6 — Severity and Poison 2b1S Encoder/Decoder**

<span id="page-30-1"></span>

<b>2b1S PAM3 Encoder/Decoder for SEV/PSN</b>										
2 Bits		<b>Binary</b>		1 Trit						
SEV	<b>PSN</b>	$b1$ $b$		S <sub>0</sub>						
	X	0	$\mathbf{\Omega}$	$-1$						
		∩		$\theta$						
				$+1$						
NOTE 1	During read operation Severity has precedence over Poison, therefore Poison flag is "don't care" when Severity flag is set. During write operation SEV flag is always 0, hence only $+1$ and 0 input levels are allowed.									
NOTE <sub>2</sub> MR0 OP9 (Severity) shall be turned on when MR0 OP10 (Poison) is enabled. When Poison is enabled, it is enabled for both RD and WR operations. When Poison and/or Severity are disabled, their default value will be set to '0'.										

# **[2.9](#page-28-0) [PAM3](#page-28-0) (cont'd)**

#### **Table 7 — 11b7S Encoder/Decoder Table**

<span id="page-31-0"></span>

**Table 7 — 11b7S Encoder/Decoder Table (cont'd)**

11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>
	$b[10:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$ $b[10:0]$ $b[13:0]$														b[13:0]
0x025	0x510	0x125	0x1110	0x225	0xd10	0x325	0x3110	0x425	0x1510	0x525	0x3510	0x625	0x1d10	0x725	0x3d10
0x026	0x511	0x126	0x1111	0x226	0xd11	0x326	0x3111	0x426	0x1511	0x526	0x3511	0x626	0x1d11	0x726	0x3d11
0x027	0x40d	0x127	0x100d	0x227	0xc0d	0x327	0x300d	0x427	0x140d	0x527	0x340d	0x627	0x1c0d	0x727	0x3c0d
0x028	0x50f	0x128	0x110f	0x228	0xd0f	0x328	0x310f	0x428	0x150f	0x528	0x350f	0x628	0x1d0f	0x728	0x3d0f
0x029	0x50c	0x129	0x110c	0x229	0xd0c	0x329	0x310c	0x429	0x150c	0x529	0x350c	0x629	0x1d0c	0x729	0x3d0c
0x02a	0x50d	0x12a	0x110d	0x22a	0xd0d	0x32a	0x310d	0x42a	0x150d	0x52a	0x350d	0x62a	0x1d0d	0x72a	0x3d0d
0x02b	0x40f	0x12b	0x100f	0x22b	0xc0f	0x32b	0x300f	0x42b	0x140f	0x52b	0x340f	0x62b	0x1c0f	0x72b	0x3c0f
0x02c	0x533	0x12c	0x1133	0x22c	0xd33	0x32c	0x3133	0x42c	0x1533	0x52c	0x3533	0x62c	0x1d33	0x72c	0x3d33
0x02d	0x530	0x12d	0x1130	0x22d	0xd30	0x32d	0x3130	0x42d	0x1530	0x52d	0x3530	0x62d	0x1d30	0x72d	0x3d30
0x02e	0x531	0x12e	0x1131	0x22e	0xd31	0x32e	0x3131	0x42e	0x1531	0x52e	0x3531	0x62e	0x1d31	0x72e	0x3d31
0x02f	0x40c	0x12f	0x100c	0x22f	0xc0c	0x32f	0x300c	0x42f	0x140c	0x52f	0x340c	0x62f	0x1c0c	0x72f	0x3c0c
0x030	0x517	0x130	0x1117	0x230	0xd17	0x330	0x3117	0x430	0x1517	0x530	0x3517	0x630	0x1d17	0x730	0x3d17
0x031	0x514	0x131	0x1114	0x231	0xd14	0x331	0x3114	0x431	0x1514	0x531	0x3514	0x631	0x1d14	0x731	0x3d14
0x032	0x515	0x132	0x1115	0x232	0xd15	0x332	0x3115	0x432	0x1515	0x532	0x3515	0x632	0x1d15	0x732	0x3d15
0x033	0x503	0x133	0x1103	0x233	0xd03	0x333	0x3103	0x433	0x1503	0x533	0x3503	0x633	0x1d03	0x733	0x3d03
0x034	0x537	0x134	0x1137	0x234	0xd37	0x334	0x3137	0x434	0x1537	0x534	0x3537	0x634	0x1d37	0x734	0x3d37
0x035	0x534	0x135	0x1134	0x235	0xd34	0x335	0x3134	0x435	0x1534	0x535	0x3534	0x635	0x1d34	0x735	0x3d34
0x036	0x535	0x136	0x1135	0x236	0xd35	0x336	0x3135	0x436	0x1535	0x536	0x3535	0x636	0x1d35	0x736	0x3d35
0x037	0x431	0x137	0x1031	0x237	0xc31	0x337	0x3031	0x437	0x1431	0x537	0x3431	0x637	0x1c31	0x737	0x3c31
0x038	0x51f	0x138	0x111f	0x238	0xd1f	0x338	0x311f	0x438	0x151f	0x538	0x351f	0x638	0x1d1f	0x738	0x3d1f
0x039	0x51c	0x139	0x111c	0x239	0xd1c	0x339	0x311c	0x439	0x151c	0x539	0x351c	0x639	0x1d1c	0x739	0x3d1c
0x03a	0x51d	0x13a	0x111d	0x23a	0xd1d	0x33a	0x311d	0x43a	0x151d	0x53a	0x351d	0x63a	0x1d1d	0x73a	0x3d1d
0x03b	0x433	0x13b	0x1033	0x23b	0xc33	0x33b	0x3033	0x43b	0x1433	0x53b	0x3433	0x63b	0x1c33	0x73b	0x3c33
0x03c	0x53f	0x13c	0x113f	0x23c	0xd3f	0x33c	0x313f	0x43c	0x153f	0x53c	0x353f	0x63c	0x1d3f	0x73c	0x3d3f
0x03d	0x53c	0x13d	0x113c	0x23d	0xd3c	0x33d	0x313c	0x43d	0x153c	0x53d	0x353c	0x63d	0x1d3c	0x73d	0x3d3c
0x03e	0x53d	0x13e	0x113d	0x23e	0xd3d	0x33e	0x313d	0x43e	0x153d	0x53e	0x353d	0x63e	0x1d3d	0x73e	0x3d3d
0x03f	0x430	0x13f	0x1030	0x23f	0xc30	0x33f	0x3030	0x43f	0x1430	0x53f	0x3430	0x63f	0x1c30	0x73f	0x3c30
0x040	0x4c7	0x140	0x10c7	0x240	0xcc7	0x340	0x30c7	0x440	0x14c7	0x540	0x34c7	0x640	0x1cc7	0x740	0x3cc7
0x041	0x4c4	0x141	0x10c4	0x241	0xcc4	0x341	0x30c4	0x441	0x14c4	0x541	0x34c4	0x641	0x1cc4	0x741	0x3cc4
0x042	0x4c5	0x142	0x10c5	0x242	0xcc5	0x342	0x30c5	0x442	0x14c5	0x542	0x34c5	0x642	0x1cc5	0x742	0x3cc5
0x043	0x4c1	0x143	0x10c1	0x243	$0 \times c c 1$	0x343	0x30c1	0x443	0x14c1	0x543	0x34c1	0x643	0x1cc1	0x743	0x3cc1
0x044	0x4d3	0x144	0x10d3	0x244	0xcd3	0x344	0x30d3	0x444	0x14d3	0x544	0x34d3	0x644	0x1cd3	0x744	0x3cd3
0x045	0x4d0	0x145	0x10d0	0x245	0xcd0	0x345	0x30d0	0x445	0x14d0	0x545	0x34d0	0x645	0x1cd0	0x745	0x3cd0
0x046	0x4d1	0x146	0x10d1	0x246	0xcd1	0x346	0x30d1	0x446	0x14d1	0x546	0x34d1	0x646	0x1cd1	0x746	0x3cd1
0x047	0x415	0x147	0x1015	0x247	0xc15	0x347	0x3015	0x447	0x1415	0x547	0x3415	0x647	0x1c15	0x747	0x3c15
0x048	0x4cf	0x148	0x10cf	0x248	$0 \times ccf$	0x348	0x30cf	0x448	0x14cf	0x548	0x34cf	0x648	0x1ccf	0x748	0x3ccf
0x049	0x4cc	0x149	0x10cc	0x249	$0 \times c$	0x349	0x30cc	0x449	0x14cc	0x549	0x34cc	0x649	0x1ccc	0x749	0x3ccc
0x04a	0x4cd	0x14a	0x10cd	0x24a	0xccd	0x34a	0x30cd	0x44a	0x14cd	0x54a	0x34cd	0x64a	0x1ccd	0x74a	0x3ccd
















11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	7S	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	<b>7S</b>	11 <sub>b</sub>	7S
													b[10:0] b[13:0] b[10:0] b[13:0] b[13:0] b[10:0] b[10:0] b[13:0] b[10:0] b[13:0] b[10:0] b[13:0] b[10:0] b[13:0] b[10:0] b[10:0] b[10:0]		b[13:0]
0x0e3	0x7c1	0x1e3	0x13c1	0x2e3	0xfc1	0x3e3	0x33c1	0x4e3	0x17c1	0x5e3	0x37c1	0x6e3	0x1fc1	0x7e3	0x3fc1
0x0e4	0x7d3	0x1e4	0x13d3	0x2e4	0xfd3	0x3e4	0x33d3	0x4e4	0x17d3	0x5e4	0x37d3	0x6e4	0x1fd3	0x7e4	0x3fd3
0x0e5	0x7d0	0x1e5	0x13d0	0x2e5	0xfd0	0x3e5	0x33d0	0x4e5	0x17d0	0x5e5	0x37d0	0x6e5	0x1fd0	0x7e5	0x3fd0
0x0e6	0x7d1	0x1e6	0x13d1	0x2e6	0xfd1	0x3e6	0x33d1	0x4e6	0x17d1	0x5e6	0x37d1	0x6e6	0x1fd1	0x7e6	0x3fd1
0x0e7	0x05d	0x1e7	0x11d	0x2e7	0x0d	0x3e7	0x31d	0x4e7	0x15d	0x5e7	0x35d	0x6e7	0x1d	0x7e7	0x3d
0x0e8	0x7cf	0x1e8	0x13cf	0x2e8	0xfcf	0x3e8	0x33cf	0x4e8	0x17cf	0x5e8	0x37cf	0x6e8	0x1fcf	0x7e8	0x3fcf
0x0e9	0x7cc	0x1e9	0x13cc	0x2e9	0xfcc	0x3e9	0x33cc	0x4e9	0x17cc	0x5e9	0x37cc	0x6e9	$0x1$ fcc	0x7e9	0x3fcc
0x0ea	0x7cd	$0x$ lea	0x13cd	0x2ea	0xfcd	0x3ea	0x33cd	0x4ea	0x17cd	0x5ea	0x37cd	0x6ea	0x1fcd	0x7ea	0x3fcd
0x0eb	0x05f	0x1eb	0x11f	0x2eb	0x0df	0x3eb	0x31f	0x4eb	0x15f	0x5eb	0x35f	0x6eb	0x1df	0x7eb	0x3df
0x0ec	0x7f3	0x1ec	0x13f3	0x2ec	0xff3	0x3ec	0x33f3	0x4ec	0x17f3	0x5ec	0x37f3	0x6ec	0x1ff3	0x7ec	0x3ff3
0x0ed	0x7f0	0x1ed	0x13f0	0x2ed	0xff0	0x3ed	0x33f0	0x4ed	0x17f0	0x5ed	0x37f0	0x6ed	0x1ff0	0x7ed	0x3ff0
0x0ee	0x7f1	0x1ee	0x13f1	0x2ee	0xff1	0x3ee	0x33f1	0x4ee	0x17f1	0x5ee	0x37f1	$0x6e$ ee	0x1ff1	0x7ee	0x3ff1
0x0ef	0x05c	0x1ef	0x11c	0x2ef	0x0dc	0x3ef	0x31c	0x4ef	0x15c	0x5ef	0x35c	0x6ef	0x1dc	0x7ef	0x3dc
0x0f0	0x7d7	0x1f0	0x13d7	0x2f0	0xfd7	0x3f0	0x33d7	0x4f0	0x17d7	0x5f0	0x37d7	0x6f0	0x1fd7	0x7f0	0x3f d7
0x0f1	0x7d4	0x1f1	0x13d4	0x2f1	0xfd4	0x3f1	0x33d4	0x4f1	0x17d4	0x5f1	0x37d4	0x6f1	0x1fd4	0x7f1	0x3fd4
0x0f2	0x7d5	0x1f2	0x13d5	0x2f2	0xfd5	0x3f2	0x33d5	0x4f2	0x17d5	0x5f2	0x37d5	0x6f2	0x1fd5	0x7f2	0x3f d5
0x0f3	0x7c3	0x1f3	0x13c3	0x2f3	0xfc3	0x3f3	0x33c3	0x4f3	0x17c3	0x5f3	0x37c3	0x6f3	0x1fc3	0x7f3	0x3fc3
0x0f4	0x7f7	0x1f4	0x13f7	0x2f4	0xff7	0x3f4	0x33f7	0x4f4	0x17f7	0x5f4	0x37f7	0x6f4	0x1ff7	0x7f4	0x3ff7
0x0f5	0x7f4	0x1f5	0x13f4	0x2f5	0xff4	0x3f5	0x33f4	0x4f5	0x17f4	0x5f5	0x37f4	0x6f5	0x1ff4	0x7f5	0x3ff4
0x0f6	0x7f5	0x1f6	0x13f5	0x2f6	0xff5	0x3f6	0x33f5	0x4f6	0x17f5	0x5f6	0x37f5	0x6f6	0x1ff5	0x7f6	0x3ff5
0x0f7	0x07d	0x1f7	0x13d	0x2f7	0x0fd	0x3f7	0x33d	0x4f7	0x17d	0x5f7	0x37d	0x6f7	0x1fd	0x7f7	0x3fd
0x0f8	0x7df	0x1f8	0x13df	0x2f8	0xfdf	0x3f8	0x33df	0x4f8	0x17df	0x5f8	0x37df	0x6f8	0x1fdf	0x7f8	0x3fdf
0x0f9	0x7dc	0x1f9	0x13dc	0x2f9	0xfdc	0x3f9	0x33dc	0x4f9	0x17dc	0x5f9	0x37dc	0x6f9	0x1fdc	0x7f9	0x3fdc
0x0fa	$0x7d$ d	0x1fa	$0x13d$ d	0x2fa	0xfdd	0x3fa	$0x33d$ d	0x4fa	$0x17d$ d	0x5fa	$0x37d$ d	0x6fa	0x1fdd	0x7fa	0x3fdd
0x0fb	0x07f	0x1fb	0x13f	0x2fb	0x0ff	0x3fb	0x33f	0x4fb	0x17f	0x5fb	0x37f	0x6fb	0x1ff	0x7fb	0x3ff
0x0fc	0x7ff	0x1fc	0x13ff	0x2fc	0xfff	0x3fc	0x33ff	0x4fc	0x17ff	0x5fc	0x37ff	0x6fc	$0x1$ fff	0x7fc	0x3fff
0x0fd	0x7fc	0x1fd	0x13fc	0x2fd	0xffc	0x3fd	0x33fc	0x4fd	0x17fc	0x5fd	0x37fc	0x6fd	$0x1$ ffc	$0x7f$ d	$0x3$ ffc
0x0fe	$0x7f$ d	0x1fe	0x13fd	0x2fe	0xffd	0x3fe	0x33fd	0x4fe	0x17fd	0x5fe	0x37fd	0x6fe	0x1ffd	0x7fe	0x3ffd
0x0ff	0x07c	0x1ff	0x13c	0x2ff	0x0fc	0x3ff	0x33c	0x4ff	0x17c	0x5ff	0x37c	0x6ff	0x1fc	0x7ff	0x3fc
NOTE 1					The values in columns are encoded in [MSB:LSB].										

**Table 7 — 11b7S Encoder/Decoder Table (cont'd)**

NOTE 2 The 7S columns show the internal binary representation of the PAM3 symbols that translate in signal levels as described in *T[ABLE](#page-28-0) 4*.

### **[2.9](#page-28-1) [PAM3](#page-28-1) (cont'd)**

SEV/PSN, it adds up to the 176 PAM3 symbols that can be allocated for a 16 burst over 11 data lines. The logical to physical lane mapping, burst order and bit-to-symbol encoder grouping is shown in *F[IGURE](#page-38-0) 7*.



NOTE 1 The 11b7S encoders/decoders are labelled as E<sub>\*</sub>, indexed from 1 to 23. The data remainder is labelled as 3bS, same as the CRC. The Severity and Poison is labelled as 2b1S.

- NOTE 2 The bit and symbol indexes indicate input/output order (LSB first, MSB last).
- <span id="page-38-0"></span>NOTE 3 For details about the DQE burst CRC bit order please check the *R[EAD AND](#page-227-0) WRITE CRC* section.

### **Figure 7 — PAM3 Burst Data Mapping**

### **2.9.3 Recommended Implementation of the 11b7S Encoder / Decoder**

The implementation of the 11b7S encoder/decoder can be efficiently achieved by a combination of 5b3S and 7b4S encoders/decoders and the check bit truth table shown in *T[ABLE](#page-40-0) 8*, *T[ABLE](#page-40-1) 9*, and *T[ABLE](#page-41-0) 10*, respectively. The resulting 11b7S truth table is shown in *T[ABLE](#page-31-0) 7*. The RTL code implementation of the encoder / decoder is shown in :

- **Encoding**: The encoder first checks if the first 5 data bits can be mapped to one of 26 sets of 3 PAM3 symbols. The 12 bits of intermediate data are generated according to the result (check bit) and *T[ABLE](#page-40-1) 9* (b\_p table). Finally, the first 5 bits and the remaining 7 bits of intermediate data are encoded by *T[ABLE](#page-40-0) 8* (5b3S table) and *T[ABLE](#page-41-0) 10* (7b4S table), respectively, to produce 7 PAM3 symbols.
- **Decoding**: The 5b3S and 7b4S decoders are used to decode the first 3 and the remaining 4 PAM3 symbols to produce 12 bits of intermediate data. 11 bits of original data is recovered according to the check bit (obtained directly from 7b4S decoding result) and *T[ABLE](#page-40-1) 9* (b\_p table).

```
module pam3_enc(input [10:0] i_din, output [13:0] o_encoded);
            wire [10:0] b_i;
                                                                                 wire [11:0] b;
            wire [5:0] t0_5;
            wire [7:0] t6_13;
            wire chk;
            assign b i = i din;
            assign chk = (b_i[0] & b_i[1] & b_i[3]) | (b_i[0] & b_i[1] & b_i[2]);
            assign b = chk ? {b i[10:7], 3'b001, b i[6], b i[5], b i[4], ~b i[3], b i[2] & b i[3]) : {b i[10:5], 1'b0,
                               b_i[4:0]};
            wire [5:0] t0_5;<br>wire chk;<br>assign b_i = i_din;<br>assign chk = (b_i[0] & b_i[1] & b_i[3]) | (b_i[0] & b_i[1] & b_i[2]);<br>assign t0_5 = (b[2] & b[4]) | (b[2] & b[3]), ((~b[0]) & b[4]) | ((~b[1]) & b[4]) | b[2], ((~b[2]) & b[3])
                              ((~b[0]) & (~b[1])), (~b[0]) | b[1]};
            assign t6_13 = {((~b[5]) & b[9] & b[11]) | ((~b[8]) & b[9] & b[11]) | ((~b[5]) & b[9] & b[10]) | ((~b[8]) &
                              b[9] & b[10]), ((~b[5]) & b[11]) | ((~b[8]) & b[11]) | ((~b[5]) & b[9]) | ((~b[8]) & b[9]),<br>((~b[5]) & (~b[9]) & b[10]) | ((~b[8]) & (~b[9]) & b[10]) | ((~b[5]) & b[10] & b[11]) | ((~b[8])
                              \& b[10] \& b[11], (c \bmod 5] \& c \bmod 9] | ((~b[8]) & (~b[8]) } | ((~b[8]) & b[11]) | ((~b[8]) & b[11]),<br>(b[5] & b[8] & b[9] & b[11]) | (b[5] & b[8] & b[9] & b[10]) | (b[6] & b[8]) | (b[6] & b[7]),<br>((~b[5]) & b[8]) | (b[8] & b[1
                             (61)^{3} (b[10] (61)^{1}) | (cb[6] (61)^{1}] | (b[7] (61)^{3}] | (cb[5] (61)^{3}] | (cb[6] | (b[8] (61)^{3}] | (b[8] (61)^{3}] | (b[8] (61)^{3}] | (b[8] (61)^{3}] | (cb[8] (61)^{3}] | (cb[8] (61)^{3}] | (cb[8] 
                              | (b[8] & b[11]) | (b[6] & b[8])};
            assign o_encoded = {t6_13, t0_5};
endmodule
module pam3_dec(input [13:0] i_din, output [10:0] o_decoded);
            wire [13:0] t;
            wire [11:0] b;
            wire chk;
```
**Figure 8 — RTL Code Implementation of the 11b7S Encoder/Decoder**

# **2.9.3 Recommended Implementation of the 11b7S Encoder / Decoder (cont'd)**

<span id="page-40-0"></span>

### **Table 8 — 5b3S Encoder/Decoder Table**

**Table 9 — Check Bit Truth Table (b\_p)**

<span id="page-40-1"></span>

b[0:4]	$b_p[0]$	$b_p[1]$	$b_p[2]$
11010	0		
11011	0		
11100	0		
11101	0		
11110			
11111			

# **2.9.3 Recommended Implementation of the 11b7S Encoder / Decoder (cont'd)**

<span id="page-41-0"></span>

# **Table 10 — 7b4S Encoding/Decoding Table**

### **2.10 Static Data Scrambler**

In PAM3 and NRZ modes, GDDR7 SGRAMs feature a programmable static data scrambler in their internal read and write data paths that is intended to help overcome potential data dependent signaling issues on system level by mapping the payload data to different codes. The feature is intended to help improve system margin.

The feature scrambles memory array read data before they are transmitted, and de-scrambles write data before they are written to the memory array. Refer to *F[IGURE](#page-29-0) 5* and *F[IGURE](#page-29-1) 6* for the location of the data scramblers in the read and write data paths, respectively.

The data scrambler performs a bitwise XOR operation on the 256 data bits per read or write burst with a user programmed static scramble code. The same XOR operation with identical scramble code shall be performed on host side, such that the data scramble on the transmitting side (host or DRAM) is reversed on the receiving side (DRAM or host). The memory array always stores non-scrambled data.

For the data scramble operation itself the 256-bit data per read or write burst are organized as 8 DQ x 32 UI (BL32), exactly as they are transmitted in NRZ mode. *F[IGURE](#page-42-0) 9* illustrates the correspondence of the scramble code to these data; the logic is the same for reads and writes. The 32-bit scramble code is programmed via MR20 and applied to all 8 DQs, with the following options depending on implementation choice per DRAM vendor:

- **32-bit code**: four MRS commands convey 8 code bits each on OP[7:0] while bits OP[11:9] select the position (byte address) within the 32-bit code. The same 8-bit code for all 4 bytes can be programmed for devices that support a 32-bit code by setting the byte address to  $111<sub>B</sub>$  in OP[11:9], allowing the host to program the scramble code with a single MRS as opposed to four MRS commands. hin the 32-bit code. The spport a 32-bit code by settin<br>the scramble code with a<br>mand conveys 8 code bits<br>the byte address bits in OP<br>whether the 8-bit or 32-bit<br>y default, resulting in no da
- **8-bit code**: a single MRS command conveys 8 code bits on OP[7:0]; these 8 bits are internally replicated to a 32-bit code, and the byte address bits in OP[11:9] are ignored in this case.

Vendor ID3 (IRA 2) bit DQ3 identifies whether the 8-bit or 32-bit scramble code is supported by a device. The scramble code is set to  $O_B$  by default, resulting in no data scramble.



<span id="page-42-0"></span>**Figure 9 — Code Mapping of the Static Data Scrambler**

## **2.11 ERR Signal**

GDDR7 DRAMs include an error signal (ERR) per channel that is an output only signal used to convey either Write CRC errors (WRCRC) or Command Address Parity errors (CAPAR) to the host.

ERR is a PAM3 output in both PAM3 and NRZ mode. ERR output is encoded as shown in *T[ABLE](#page-43-0) 11* in both PAM3 mode and NRZ mode when SEV2ERR is disabled. When SEV2ERR is enabled the ERR is encoded as in *[Table](#page-44-0) 12*. ERR pulse width is 1 nCK4 cycle and includes an analogue delay, tWCK2ERRO as shown in *[Figure 10](#page-45-0)*.

<span id="page-43-0"></span>

<b>Trit</b>	<b>Binary</b>	<b>Error Type</b>	<b>Mode Register</b>	<b>ERR Latency</b>
$+1$	11	No Error	Either CAPAR or <b>WRCRC</b> or both	Either CAPAR2ERR or <b>WRCRC2ERR</b> or both
	01	<b>WRCRC</b> Error	WRCRC (MR0 OP4)	WRCRC2ERR (MR2 OP[11:7])
$-1$	$00\,$	<b>CAPAR Error</b>	CAPAR (MR15 OP0)	<b>CAPAR2ERR (MR15</b> OP[11:8])

**Table 11 — ERR PAM3 Encoding (PAM3 and NRZ Mode)**

If enabled, WRCRC errors are checked on the WR burst, and the outcome is sent to the host after the programmed WRCRC2ERR according to the following formula. CAPAR (MR15 OP0)<br>d on the WR burst, and the<br>to the following formula.<br>**EXERR \* tCK4 + tWCK**<br>CK4 cycle, and the outcom

## **WRCRC2ERR \* tCK4 + tWCK2ERRO**

If enabled, CA parity is checked every CK4 cycle, and the outcome is sent to the host via the ERR signal after the programmed CAPAR2ERR. GDDR7 devices may support a fixed latency, a variable latency or both for CAPAR2ERR. Vendor datasheets should be consulted to see what modes are supported.

For fixed CAPAR2ERR latencies (MR15 OP[11:8] =  $0001<sub>B</sub>$  to 1111<sub>B</sub>), the outcome is sent to the host via the ERR after the programmed value according to the following formula.

## **CAPAR2ERR \* tCK4 + tWCK2ERRO**

In the case of variable CAPAR2ERR latency (MR15 OP[11:8] = 0), the latency range can be calculated per the following formula.

# **RU { tWCK2ERRINT / tCK4 } + tWCK2ERRO**

See the Latency Timings table (*TABLE 144*) in the *AC TIMINGS* section for the min/max for CAPAR2ERR (either or both modes) and WRCRC2ERR at the frequency of operation.

If both CAPAR and WRCRC error types need to be signaled on the same cycle, only the CAPAR error will be signaled to the host as shown in *[Figure 134.](#page-247-0)*

## **2.11 ERR Signal (cont'd)**

GDDR7 SGRAMs support an optional feature, SEV2ERR mode, whereby the Severity (SEV) info that is normally sent to the host on the DQE signal on reads is transmitted on the ERR signal. The SEV2ERR mode is only supported in NRZ mode when WRCRC, RDCRC, and Poison are disabled, and Severity is on. The SEV2ERR mode is a power savings feature that allows the host to also disable the DQE (High-Z) in NRZ mode and still retain Severity. The Severity is encoded in place of the WRCRC as shown in *T[ABLE](#page-44-0) 12.* The Severity is sent to the host after tSEV2ERR from the Read command. SEV2ERR mode is enabled with MR5 OP9 =  $1_B$ . DQE is disabled (High-Z) with MR5 OP10 =  $0_B$  (DQE\_HZ). See *F[IGURE](#page-196-0) 101* in the READ section for a NRZ Read with both SEV2ERR mode and DQE\_HZ enabled.

<span id="page-44-0"></span>

### **Table 12 — ERR PAM3 Encoding (Optional SEV2ERR Mode)**

The host can determine if the DRAM supports SEV2ERR mode by using the Info Read to check the SEV2ERR field.

*T[ABLE](#page-45-1) 13* summarizes the state of the ERR signal when certain features that use the ERR signal are enabled or disabled. If CAPAR, WRCRC, SEV2ERR and CSP feedback are disabled, then the state of the ERR signal is High-Z. The ERR signal is High-Z, tMOD after the last feature that requires ERR is disabled. The ERR signal is High-Z in Sleep modes after tCPDED expires. CAPAR (MR15 OP0)<br>supports SEV2ERR mode<br>RR signal when certain feat<br>2ERR and CSP feedback

## <span id="page-45-1"></span>**2.11 ERR Signal (cont'd)**



### **Table 13 — Features using ERR and the ERR Signal State**

See the *COMMAND ADDRESS PARITY (CAPAR) PROTOCOL* section for more details on the ERR behavior when CAPAR is enabled. See the *W[RITE](#page-155-0)* section for more details on the ERR behavior when WRCRC is enabled.



NOTES:

- 1. CAPAR2ERR is the CA Parity Error Latency programmed in Mode Register MR15.
- 2. WRCRC2ERR is the Write CRC Error Latency programmed in Mode Register MR2.
- <span id="page-45-0"></span>3. tSEV2ERR is the Severity Latency during SEV2ERR mode.

### **Figure 10 — ERR Lane Timing**

### **2.12 Simplified State Diagram**

The state diagram provides a simplified illustration of the allowed state transitions and the related commands to control them. The following operations are not or not completely shown in the diagram:

- state transitions involving more than one bank.
- device configurations set at the exit from reset state, including 4 channel mode vs. 2 channel mode.
- enabling or disabling of on-die termination.
- the procedures for training, WCK frequency change and dynamic voltage switching (DVS).

For a complete description of the device behavior, use the information provided in the state diagram along with the *C[OMMAND](#page-135-0) TRUTH TABLE* as well as the *[IDD](#page-273-0)* and *AC TIMINGS* specifications.

### <span id="page-46-0"></span>*F[IGURE](#page-47-0) 11* uses the code names for the commands listed in *T[ABLE](#page-46-0) 14*.



### **Table 14 — State Diagram Command Codes**

### **2.12 Simplified State Diagram (cont'd)**



### NOTES:

- 1. Commands are blocked if MR15 OP0 CAPAR on = 1 $_B$  and MR15 OP1 CAPAR Command Blocking (CAPARBLK) = 1 $_B$ .
- 2. MR0 OP10 SLX2CAT Mode Register. If the register is set to  $0<sub>B</sub>$  before entering Sleep, after the SLX command and tSLX + tSLX\_CAT has been met, the DRAM will enter CA Bus Training. If the register is set to  $1<sub>B</sub>$  before entering Sleep, the DRAM will await the CSP command after the SLX command and tSLX + tCSP\_PRE has been met.
- 3. MR0 OP11 SRSLX2CAT Mode Register. If the register is set to 0<sub>B</sub> before entering Self Refresh Sleep, after the SLX command and  $tSLX + tSLX_CAT$  has been met, the DRAM will enter CA Bus Training Self Refresh. If the register is set to  $1_B$  before entering Self Refresh Sleep, the DRAM will await the CSP command after the SLX command and tSLX + tCSP\_PRE has been met.
- 4. Data Training and Info Read (IRD) commands are only allowed when the training flag (TR) is set in the REFab command. Data Training, Info Read and MRS commands are only allowed with the training flag (TR) is set in the SRE command. See the *R[EFRESH](#page-199-0)* and *SELF R[EFRESH](#page-212-0)* sections for details.
- 5. A MRS command is legal in Bank Active to only certain registers. See the *MODE R[EGISTERS](#page-54-0)* section for details.
- <span id="page-47-0"></span>6. On receiving a PDX command, the DRAM exits to Refreshing state if tRFCab has not expired and bank idle state if tRFCab has expired.

### **Figure 11 — Simplified State Diagram**

### **3 Initialization and Power-Off**

GDDR7 SGRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. In general Mode Registers do not have reset default values except for some selected bits. Please refer to Mode Register section for the Default Mode Register Setting. If the mode registers are not set during the initialization sequence, it may lead to unspecified operation.

### **3.1 Power-Up Initialization**

Following RESET during power up initialization or initialization with stable power, CA training mode is entered automatically. Please refer to Command Address Training section and State Diagram section for the detail. The WCK frequency of this automatic CA training is within fWCKNRZmax. And after this automatic CA training exit, the device is in NRZ mode by the Default Mode Register Setting. Please note that the CA inputs will only be guaranteed after the complete CA trainings have been executed. A Command Start Point command is required to be issued exactly once in the following state transitions to normal operation. Please see *C[OMMAND](#page-141-0) START POINT (CSP)* section for the detail.

Please note that the ECS Error Log registers associated with UEAL and CEAL and the UECL UE count register have no defined default upon power up or device reset. Please refer to *ERROR C[HECK](#page-234-0) AND SCRUB (AUTO [ECS\)](#page-234-0)* section.

### **Power-up Initialization Sequence**

- 1) Apply power to VPP. Apply power to VDD at the same time or after power is applied to VPP. Apply power to VDDQ at the same time or after power is applied to VDD. VPP must be higher than VDD and VDDQ at all times the device is powered up. For details on voltage requirements for VDD, VDDQ and VPP during power supply ramp up and down see *F[IGURE](#page-53-0) 14*. During power supply ramp time tINIT0, RESET<sub>n</sub> and all other input signals may be in an undefined state (driven LOW or HIGH, or High-Z) and RESET n is recommended to set to LOW ( $\leq 0.2$  x VDD). power to VDD at the same<br>
same time or after power<br>
imes the device is powered<br>
ring power supply ramp up<br>
ESET\_n and all other inpu
- 2) The voltage levels on all signal balls must be less than or equal to VDD and VDDQ on one side and must be larger than or equal to VSS on the other side.
- 3) Assert RESET n LOW. Maintain RESET n LOW for a minimum time of tINIT1. After tINIT4 time has elapsed, the ERR and RCK\_t/c are High-Z, and all DQ and DQE ODT are off.
- 4) Set system configuration info at least a time tATS before RESET\_n is driven HIGH:
	- a. Drive CA0\_A, CA0\_ B, CA0\_C and CA0\_D HIGH for 4 CH mode or CA0\_A and CA0\_C LOW for 2 CH mode. In 2CH mode, CA0\_B and CA0\_D are don't care in this configuration selection and all CA, WCK\_t and WCK\_c input of channels B and D may be left floating.
	- b. For each active channel, drive CA2 per *T[ABLE](#page-51-0) 16* to select WCK Termination.
	- c. For each active channel, drive CA1 per *T[ABLE](#page-51-1) 17* to select CA bus termination of each channel.
	- d. For each active channel, drive CA[4:3] high.
	- e. For each active channel, drive WCK\_t and WCK\_c to static LOW and HIGH levels, respectively.
	- f. After meeting tATS requirement, drive RESET\_n HIGH

## **3.1 Power-Up Initialization (cont'd)**

- 5) After RESET n is pulled HIGH, maintain  $CA[4:0]$  for a minimum time of that.
- 6) Drive CA[4:0] HIGH after that is satisfied. Assert and hold RNOP2 and CNOP2 commands. The device performs the initial impedance calibration during this time; this will be done without external clocks. Latest after tINIT2 the device enables the WCK and CA ODT as determined in steps 4 and 5.
- 7) Provide a stable WCK clock for a minimum of tINIT3 cycles. The maximum allowed WCK frequency during device initialization is fWCKNRZ(max), the WCK frequency can be changed after initialization to any other value within the allowed fWCK range, following the procedure described in the *F[REQUENCY](#page-222-0) CHANGE SEQUENCE (FWCK)* section. Maintain a stable WCK clock indefinitely. The WCK clock may only be stopped when the device is put into self refresh sleep or sleep (see Sleep for timing requirements on stopping and enabling the WCK clock). The device state will be undefined when the WCK clock is stopped outside of self refresh sleep or sleep, and a chip reset as outlined in the Initialization with Stable Power section would be required before the GDDR7 SGRAM can return to normal operation.
- 8) After tINIT3 time, the device automatically enters CA training mode.
- 9) Complete CA training (optional).
- 10) After CA Training exit by CATX command, assert and hold RNOP2 and CNOP2 command for a minimum time of tCSP\_PRE.
- 11) Issue CSP command and hold RNOP2 and CNOP2 commands until for a minimum time of tCSP\_POST. 10) After CA Training exit by CATX command, assert and hold RNOP2 and CNOP2 command for a minimum time of tCSP\_PRE.<br>
11) Issue CSP command and hold RNOP2 and CNOP2 commands until for a minimum time c<br>
tCSP\_POST.<br>
12) Issue
- 12) Issue MR11 to map Logical Signal of DQ[9:0]. (optional) The Logical Signals to Physical Pin Mapping for DQ[9:0] are also specified in Signals of Package Specification section.
- initialization, the default latency for the Info Read command is vendor specific and will be between 10 and 18 nCK4. See vendor datasheets for the default value or the host can use backto-back IRD commands to capture the IRD output, as described in the Info Read section.
- 14) Issue MRS commands to the mode registers in any order with appropriate values. All these features must be programmed before Read and Write training, and tMOD must be met during this procedure. Note that by default, the settings for the Mode Registers 10 to 15, also known as Frequency Dependent Mode Registers, are postponed until the next Sleep or Self Refresh Sleep entry/exit sequence, unless the FD\_FLAG is set (MR0 OP11 =  $1<sub>B</sub>$ ). In that case the registers are updated after tMOD or tMOD15. This is particularly important for the case that the device requires the host to program the WCK Frequency (MR12 OP[8:4]), as MR12 can only be updated with a Sleep or Self Refresh Sleep entry/exit sequence. Failure to do so may lead to operation not guaranteed as the default value of WCK Frequency register is meant for power up and reading of vendor ID only.
- 15) After any necessary training sequences such as READ training (LDFF, RDTR) and WRITE training (WRTR, RDTR, RDTREC), the device is ready for normal operation.

### **3.1 Power-Up Initialization (cont'd)**



- NOTE 1 CK4 (int) is sync. for illustration. (may not be sync. before CSP Command)
- NOTE 2 RCKMODE is disabled by Mode Register Default Settings.
- NOTE 3 (\*) Channel A and Channel C only in 2-channel mode and all Channel in 4-channel mode.
- NOTE 4 Any commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.
- NOTE 5 Ta is the point when any supply first reaches 0.3V. Tb is the point when all supply voltages are within their defined ranges.

### **Figure 12 — Power-up Initialization**

# **3.1 Power-Up Initialization (cont'd)**



### **Table 15 — Device Initialization Timings**

### **Table 16 — WCK Termination**

<span id="page-51-0"></span>

### **Table 17 — CA Termination**

<span id="page-51-1"></span>

## **Table 18 — 4CH / 2CH Mode**



### **3.2 Initialization With Stable Power**

The following sequence is required for reset after power-up initialization. This requires that the power has been stable within the specified VDD, VDDQ, and VPP ranges since power-up initialization (see *F[IGURE](#page-52-0) 13):*

- 1) Assert RESET\_n LOW anytime when reset is needed.
- 2) Hold RESET\_n LOW for minimum tRES. Assert and hold RNOP2 and CNOP2 commands.
- 3) Continue with step 4 of the power-up initialization sequence.



- NOTE 1 CK4 (int) is sync. for illustration. (may not be sync. before CSP Command)
- NOTE 2 RCKMODE is disabled by Mode Register Default Settings.
- NOTE 3 (\*) Channel A and Channel C only in 2-channel mode and all Channel in 4-channel mode.
- <span id="page-52-0"></span>NOTE 4 Any commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.



## **3.3 Controlled Power-Off Sequence**

For a controlled GDDR7 power off sequence, when all the power supplies are below 0.3 V, the device is considered powered off and the VPP > VDD and VDDQ requirement does not need to be observed below that level. The controlled power-off sequence begins at the point when any supply drops below the minimum operating voltage and must be completed within tPOFF.

## **3.4 Operating Voltages During Power-Up And Power-Off**



NOTE 1 GDDR7 SGRAMs are designed to support PCB designs with separate VDD and VDDQ power supplies.

- NOTE 2 Ta is the point when any supply first reaches 0.3V. Tb is the point when all supply voltages are within their defined operating range. Ty is the point when any power supply drops below the minimum operating value. Tz is the point where all supplies are below 0.3 V.
- NOTE 3 During normal operation (from Tb to Ty) the max allowed voltage difference between VDD and VDDQ is limited by the allowed operating supply ranges as per *TABLE 133 — DC OPERATING C[ONDITIONS](#page-271-0).* Absolute Maximum Ratings must also be observed. For devices that support VDD > VDDQ during normal operation, [VDDQ-VDD]  $\leq 0.3$  V is only required during power supply ramp up and ramp down as illustrated in example b).
- <span id="page-53-0"></span>NOTE 4 Examples a) thru d) illustrate some of the possible scenarios for power supply ramp up and ramp down. The examples also show possible VDD and VDDQ voltage levels during normal operation that are allowed in this specification. Vendor datasheets should be consulted to see what VDD and VDDQ are supported.

## **Figure 14 — Examples of Power Supply Ramp-Up and Ramp-Down**

## <span id="page-54-0"></span>**4 Mode Registers**

GDDR7 specifies 64 mode registers (MR0 to MR63) to define the specific mode of operation. MR0 to MR47 are defined as shown in the overview in *T[ABLE](#page-55-0) 19*. MR48 to MR63 are not defined and reserved for vendor specific features. Reprogramming the mode registers will not alter the contents of the memory array.

Mode registers are programmed via the Mode Register Set (MRS) command and will retain the stored information until they are reprogrammed, chip reset, or the device loses power. All mode registers must be fully initialized to the desired values upon power-up or after a subsequent chip reset as part of the initialization sequence.

Mode registers must be loaded when all banks are idle and no bursts are in progress, and the host must wait the specified time tMOD before initiating any subsequent operation. Some features require a settling time larger than tMOD as captured in the notes of the respective register fields. Violating either of these requirements will result in unspecified operation.

MRS commands to mode registers that control I/O characteristics and interface training related features may also be issued in bank idle state, as these features do not interfere with the memory array. Mode registers that can also be programmed in bank active state are:

- MR5 to MR7
- MR16 to MR21
- MR23 to MR26

No default states are defined for mode registers except for those functions that are required to be initialized at power-up or after a subsequent chip reset to prevent the DRAM from functioning improperly. Refer to *T[ABLE](#page-87-0) 54* for a list of default settings. Experience Secrept for those functions and the DRAM<br> **HUAWEIFT CONCOUNTER SECREM**<br> **HUARY CONCOUNTER SECREM** 

Reserved states should not be used, as unknown operation or incompatibility with future versions may result. RFU bits are reserved for future use and must be programmed to  $0_B$ . If bits in an optional field are set, either the optional field is activated if the option is implemented in the device, or no action is taken by the device if the option is not implemented.

Mode registers 10 to 15 are so-called Frequency Dependent Mode Registers (FDMR) that can be configured such that the internal update of the related features will be postponed until after the next sleep mode or self refresh sleep mode entry. This will ensure that updates of these registers do not conflict with any ongoing operation and only change when the CA interface is disabled. The FD\_FLAG bit in MR0 OP11 is associated with this function.

Conditions:

• The internal postponement is enabled when the FD\_FLAG bit is set to  $0_B$  (default). The host is allowed to issue any number of MRS commands to FDMRs while the FD\_FLAG bit is programmed to  $0_B$ . The DRAM will only store the codes issued with the last MRS commands issued to the FDMRs, and only these codes will be updated internally with a subsequent sleep mode entry.

Example MRS command sequence:  $MR12(1)$  ->  $MR14(1)$  ->  $MR14(2)$  ->  $MR12(2)$ . Code from MR12(2) and MR14(2) will be internally updated with a subsequent sleep mode entry.

• This postponement is disabled with the FD\_FLAG bit set to  $1_B$ . In this case the FDMRs behave like any other mode register and the codes will be updated internally within  $t_{MOD}$ .

## **4 Mode Registers (cont'd)**

• A change of the FD\_FLAG bit from  $0_B$  (Enable) to  $1_B$  (Disable) is only allowed when there are no FDMR changes waiting for the next sleep mode entry. Pending FDMR changes can be effectively cancelled by issuing MRS commands with the old, currently programmed codes. Such MRS commands must be issued before setting the FD\_FLAG bit to  $1_B$ . Failure to do so may lead to unknown behavior. The host is responsible to remember the currently programmed codes.

Example MRS command sequence:  $MR12(new) \rightarrow MR14(new) \rightarrow MR14(old) \rightarrow MR12(old)$  -> FD\_FLAG =  $1_B$ . The change of the FD\_FLAG bit from  $0_B$  to  $1_B$  will in this scenario preserve (not change) the content of MR12 and MR14.

- MR12 controls features that are allowed to only change in sleep mode. Changes to MR12 are therefore only allowed to be issued when the FD\_FLAG bit is  $0_B$ .
- Changes to FDMR other than MR12 are allowed with the FD FLAG bit set to  $1_B$ , however, functional issues resulting from such FDMR code changes cannot be excluded and therefore this setting is in general not recommended. As an example, changing WCK ODT in MR13 on-the-fly (not in sleep mode when WCK is off) could lead to glitches on the device's WCK input that could result in a device hang-up. Users shall align with the DRAM vendors on conditions and restrictions for updating any FDMR with the FD\_FLAG bit set to  $1_B$ .

<span id="page-55-0"></span>





# **Table 19 — Mode Register Overview (cont'd)**

## JEDEC Standard No. 239.01

Page 40

# **4.1 Mode Register Assignment and Definition**

## **Table 20 — Mode Register 0 (MR0)**





### **Table 20 — Mode Register 0 (MR0) (cont'd)**

- NOTE 1 Refer to the *COMMAND ADDRESS BUS I[NVERSION](#page-26-0) (CABI)* section for details.
- NOTE 2 Refer to the *READ* [and Write CRC](#page-227-1) section for details.

NOTE 3 Refer to the *SLEEP MODES* and *C[OMMAND](#page-90-0) ADDRESS BUS TRAINING* sections for details.

- NOTE 4 The normal operating mode is selected by issuing an MRS command with bit OP7 set to 0<sub>B</sub>, and bits OP[6:0] and OP[11:8] set to the desired values. Programming bit OP7 to 1<sup>B</sup> places the device into a test mode that is only to be used by the DRAM manufacturer. No functional operation is specified with test mode enabled.
- NOTE 5 The bit determines the signaling of the DQ and DQE signals. It also selects the reference voltages for DQ and DQE inputs as programmed in MR16 and MR17. Refer to the *[PAM3](#page-28-2)* section for details.
- NOTE 6 Refer to the *ON-DIE [ECC](#page-231-0)* section for details.
- NOTE 7 Any update of bits in mode registers 10 to 15 (MR10 to MR15) will internally be postponed until after the next Sleep mode or Self Refresh Sleep mode entry when the FD\_FLAG bit in MR0 OP11 is set to  $0<sub>B</sub>$ . This internal postponement is disabled with the FD\_FLAG bit set to 1B.
- NOTE 8 With a change to the CABI register, it is required to wait tMOD instead of tMRD after an MRS command that changes CABI and any subsequent MRS command. During tMOD , RNOP1/CNOP1 is required to be issued with all "H", except for the CAPAR bit.

### **Table 21 — Mode Register 1 (MR1)**





## JEDEC Standard No. 239.01

Page 42

# **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 22 — Mode Register 2 (MR2)**





# **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 23 — Mode Register 3 (MR3)**





definition of tRAS in clock cycles, the RAS mode register settings will be ignored.

### **Table 24 — Mode Register 4 (MR4)**





### JEDEC Standard No. 239.01

Page 44

# **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 25 — Mode Register 5 (MR5)**





### **Table 25 — Mode Register 5 (MR5) (cont'd)**

- NOTE 1 The 40 Ohm default driver strength is intended for normal operation, and the 80 Ohm driver strength may be used at lower data rates, depending on system characteristics. Both settings utilize the Auto Calibration functionality when enabled by the CAL\_UPD bit in OP11. For DQ/DQE and RCK, vendors may optionally use the other settings to specify additional driver strengths.
- NOTE 2 All DQ/DQE termination settings utilize the Auto Calibration functionality when enabled by the CAL\_UPD bit in OP[8:7].
- NOTE 3 The Calibration Update setting enables the calibration value to be updated automatically by the auto calibration engine. The function is enabled upon power-up to reduce update induced jitter. The user may decide to suppress updates from the auto calibration engine by disabling Calibration Update for WCK\_t/\_c only when this option is supported, or for all signals. The calibration updates can occur with any REFab command. The update is not complete for a time tKO after the latching of the REFab command. During this tKO time, only RNOP2 and CNOP2 commands may be issued.
- NOTE 4 Vendor ID3 (IRA 2) bit DQ0 identifies whether the optional SEV2ERR feature is supported or not.
- NOTE 5 When enabled, the severity flag during read burst that normally is transmitted on the DQE signal will be transmitted on the ERR signal. This feature may only be enabled when the signaling is set to NRZ mode (MR0 OP8), and when RDCRC (MR0 OP3), WRCRC (MR0 OP4) and Poison (MR0 OP10) are all disabled and Severity (MR0 OP9) is enabled.
- NOTE 6 Vendor ID3 (IRA 2) bit DQ5 identifies whether the optional DQE\_HZ feature is supported or not.
- NOTE 7 When enabled, the DQE signal will be in High-Z state. The optional feature is intended to be used only when the signaling is set to NRZ mode (MR0 OP8), when RDCRC (MR0 OP3), WRCRC (MR0 OP4) and Poison (MR0 OP10) are all disabled, and when either Severity (MR0 OP9) is disabled as well or being rerouted to the ERR signal with SEV2ERR set to  $1<sub>8</sub>$ .



### JEDEC Standard No. 239.01

Page 46

decreased.

### **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 26 — Mode Registers 6 (MR6)**







<span id="page-63-0"></span>**Figure 15 — Example Driver Implementation and Active Legs in PAM3 Mode**

# **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 27 — Mode Registers 7 (MR7)**





strength will be increased and RTT will be decreased.

### JEDEC Standard No. 239.01

Page 48

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 28 — Mode Register 8 (MR8)**





NOTE 5 The refresh interval in Self Refresh mode may be a fixed value determined by the DRAM vendor or being controlled by an integrated temperature sensor. DRAM vendors may support additional fixed refresh rate settings related to other temperatures. Refer to the *S[ELF](#page-212-0)  R[EFRESH](#page-212-0)* section for details.

NOTE  $6$  With bit OP11 set to  $1_B$ , the device enters Hibernate Self Refresh Sleep mode with the next SELF REFRESH SLEEP ENTRY command. The bit is self-clearing meaning that it returns to the default  $0_B$  upon exit from Hibernate Self refresh sleep mode. Refer to the *HIBERNATE SELF REFRESH SLEEP MODE* section for details.

# **4.1 Mode Register Assignment and Definition (cont'd)**

## **Table 29 — Mode Register 9 (MR9)**





### JEDEC Standard No. 239.01

Page 50

# **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 30 — Mode Register 10 (MR10)**





# **Table 31 — Mode Register 11 (MR11)**





# **4.1 Mode Register Assignment and Definition (cont'd)**

## **Table 32 — Mode Register 12 (MR12)**





## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 33 — Mode Register 13 (MR13)**





NOTE 3 The offset impedance step values may be non-linear and will vary across DRAM vendors and across PVT. With negative offset steps the termination strength will be decreased and RTT will be increased; with positive offset steps the termination strength will be increased and RTT will be decreased.

# **4.1 Mode Register Assignment and Definition (cont'd)**

<span id="page-70-0"></span>time tVREFCA2 to settle, instead of tMOD.

## **Table 34 — Mode Register 14 (MR14)**









### **4.1 Mode Register Assignment and Definition (cont'd)**



**Figure 16 — VREFCA Options**



**Figure 17 — VREFCA Circuit and Range**

<span id="page-71-0"></span>

<span id="page-71-1"></span>**Figure 18 — VREFCA Settling Time**
$\overline{\phantom{a}}$ 

## **4.1 Mode Register Assignment and Definition (cont'd)**





 $\overline{\phantom{a}}$ 

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 37 — Mode Registers 16 (MR16)**











# <span id="page-75-0"></span>Table 39 — **VREFDL, VREFDH**, and **VREFD2** Levels  $(V_{DDQ} = 1.20 V)$ Г **VREFDL Level Code VREFDL / VREFD2 Level VREFDH Level Code VREFDH Level**

**4.1 Mode Register Assignment and Definition (cont'd)**





NOTE 1 In NRZ mode the two reference voltages VREFDL and VREFDH for PAM3 signaling will be replaced by a single programmable VREFD2 reference voltage.

**Figure 19 — VREFD Options**



NOTE 1 The sum of the programmed offset and programmed VREFDL or VREFDH levels in PAM3 mode is bounded by the lowest and highest available levels as given in *T[ABLE](#page-75-0) 39*.



<span id="page-76-1"></span>

<span id="page-76-0"></span>**Figure 21 — VREFDL, VREFDH, and VREFD2 Circuit and Ranges**

## **4.1 Mode Register Assignment and Definition (cont'd)**



<span id="page-77-0"></span>Note 1: The settling time diagram applies to both VREFDL and VREFDH.





#### **Table 40 — Mode Registers 18 (MR18)**





NOTE 4 I/O sub-addresses 0000<sub>B</sub> to 1010<sub>B</sub> select a single input for programming a per-DQ CTLE; sub-address 1111<sub>B</sub> allows programming a common CTLE for all 11 DQ and DQE inputs.

### JEDEC Standard No. 239.01

Page 62

### **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 41 — Mode Registers 19 (MR19)**





NOTE 3 Vendor ID3 (IRA 2) bit DQ6 identifies whether the per-receiver programmability option is supported.

NOTE 4 I/O sub-addresses 0000<sub>B</sub> to 1010<sub>B</sub> select a single input for programming a per-DQE DFE; sub-address 1111<sub>B</sub> allows programming a common DFE for all 11 DQ and DQE inputs.

### **Table 42 — Mode Register 20 (MR20)**





#### **Table 43 — Mode Register 21 (MR21)**





JEDEC Standard No. 239.01

Page 64

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 44 — Mode Register 22 (MR22)**











NOTE 5 Refer to the *COMMAND ADDRESS OSCILLATOR [\(CAOSC\)](#page-128-0)* section for details.

### JEDEC Standard No. 239.01

Page 66

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 46 — Mode Registers 24 (MR24)**





#### **Table 47 — Mode Registers 25 (MR25)**











### JEDEC Standard No. 239.01

Page 68

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 49 — Mode Register 27 (MR27)**





NOTE 2 Vendor ID3 (IRA 2) bit DQ7 identifies whether the optional pullup and pulldown driver offset capability for the ERR output is supported or not.

### **Table 50 — Mode Register 28 (MR28)**





### **Table 51 — Mode Register 29 (MR29)**





### **Table 52 — Mode Register 30 (MR30)**





### JEDEC Standard No. 239.01

Page 70

## **4.1 Mode Register Assignment and Definition (cont'd)**

### **Table 53 — Mode Register 31 (MR31)**





## **4.2 Mode Register Default Settings**

#### **Table 54 — Mode Register Default Settings**



<b>Item</b>	<b>Mode Register</b>	<b>Default Setting</b>	<b>Description</b>
DQ/DQE/RCK PU Offset (Leg 2)	MR7 OP[7:4]	0000 <sub>B</sub>	Disabled (no offset)
DQ/DQE Data Termination Offset	MR7 OP[11:8]	0000 <sub>B</sub>	Disabled (no offset)
<b>DRFM</b>	MR8 OP2	$0_B$	Disabled
<b>DCC</b>	MR8 OP[6:5]	$00_B$	Disabled
Self Refresh	MR8 OP[10:9]	$00_B$	Fixed self refresh interval
<b>RCKMODE</b>	MR9 OP[1:0]	$00_B$	Disabled
<b>VDD</b> Range	MR12 OP[1:0]	00 <sub>B</sub>	Default level
<b>VDDQ</b> Range	MR12 OP[3:2]	$00_B$	Default level
<b>WCK Frequency</b>	MR12 OP[8:4]	00000 <sub>B</sub>	For $f_{WCK} \leq f_{WCKNRZ}$
CA Termination	MR13 OP[2:0]	000 <sub>B</sub>	Value latched on CA1 input at exit from reset state
<b>CA Termination Offset</b>	MR13 OP[5:3]	000 <sub>B</sub>	Disabled (no offset)
<b>WCK</b> Termination	MR13 OP[8:6]	$000_B$	Value latched on CA2 input at exit from reset state
<b>WCK Termination Offset</b>	MR13 OP[11:9]	000 <sub>B</sub>	Disabled (no offset)
<b>VREFCA</b>	MR14 OP[5:0]	$0101111_{B}$	$V_{REFCA} = 0.725 \times V_{DDQ}$
<b>DFECA</b>	MR14 OP[10:7]	0000 <sub>B</sub>	Disabled (no DFE)
<b>Half VREFCA</b>	<b>MR14 OP11</b>	0 <sub>B</sub>	Disabled (default VREFCA level)
<b>CAPAR</b>	<b>MR15 OP0</b>	$0_{\rm B}$	Disabled
<b>CAPARBLK</b>	<b>MR15 OP1</b>	$0_B$	Disabled
CSP_FB	<b>MR15 OP2</b>	$0_B$	Disabled
CAPARBLK_LAT Control	<b>MR15 OP6</b>	$0_{\rm B}$	Implicit CAPARBLK_LAT
Read/Write Data Scramble Code	MR20 OP[7:0]	$0000~0000_B$	Disabled (no scramble code)
DQ/DQE/RCK TX EQ	MR21 OP[3:0]	$0000\mathrm{B}$	Disabled
ECS_ON	<b>MR22 OP11</b>	$0_{\rm B}$	Disabled
DT_LFSR	<b>MR23 OP0</b>	0 <sub>B</sub>	Data training via the Read FIFO
CAOSC	<b>MR23 OP6</b>	$0_{\rm B}$	Disabled
DT_ERR_PATTERN	MR23 OP[11:9]	$000\mathrm{B}$	Disabled
DT_LANE_MASK	<b>MR26 OP3</b>	$0_B$	Disabled (no lane masking)
ERR Pulldown Driver Offset	MR27 OP[3:0]	0000 <sub>B</sub>	Disabled (no offset)
ERR Pullup Driver Offset	MR27 OP[7:4]	0000 <sub>B</sub>	Disabled (no offset)
DQ Map Mode	MR29 OP[4:0]	00000 <sub>B</sub>	Disabled
ECC_TM	<b>MR30 OP0</b>	0 <sub>B</sub>	Disabled
hPPR	<b>MR31 OP11</b>	$0_{\rm B}$	Disabled

**Table 54 — Mode Register Default Settings (cont'd)**

### **5 Training**

### **5.1 Interface Training Sequence**

Due to the high data rates of GDDR7, it is recommended that the Command Address and Data bus interfaces be trained to operate with the optimal timings. GDDR7 SGRAM has features defined which allow for complete and efficient training of the I/O interface without the use of the device's memory array. The interface trainings are required for normal DRAM functionality unless deemed optional by the DRAM vendor or unless running in lower frequency modes as described in the low frequency section. Interface timings will only be guaranteed after all required trainings have been executed.

A recommended order of training sequences has been chosen based on the following criteria:

The Command Address (CA) training must be done first to allow full access to the Mode Registers. CA input timing shall function without training as long as tWCK2CA offset timing with sufficient eye window margin are met and CSP has been successfully issued.

CSP must then be issued before CA commands are valid.

ERR training may be optionally completed. It is suggested to train ERR signal before READ and WRITE trainings such that CA Parity information can be properly received by the host during and after these trainings.

READ training should be done before WRITE training because optimal WRITE training depends on correct READ data.

As part of WRITE training, the host has the ability to find the data-eye optimal position in the horizontal direction and also the ability to adjust VREFDH/L per DQ/DQE using the mode registers to find the dataeye optimal position value. Additionally, the host may adjust CTLE, and DFE levels per DQ/DQE or per channel using the mode registers to find the data-eye optimal equalization values. **RITE training because opti**<br>
s the ability to find the dat<br> **REFDH/L per DQ/DQE us**<br>
y, the host may adjust CTL<br>
the data-eye optimal equal<br>
the data-eye optimal equal



**Figure 23 — Interface Training Sequence**

### <span id="page-90-0"></span>**5.2 Command Address Bus Training**

GDDR7 SGRAMs provide a means for Command Address (CA) bus interface training. The host may use the CA training mode to improve the timing margins on the CA bus, and to discover which WCK positive edge currently corresponds to the internal CK4 positive edge.

CA training mode is entered in one of the following ways:

- Using the CATE command
- When Command/address parity blocking is enabled (MR0 OP2) and a CA parity error occurs
- When exiting Sleep while the SLX2CAT mode register flag is set
- When exiting Self-Refresh Sleep while the SRSLX2CAT mode register flag is set
- Following RESET during power up initialization or initialization with stable power

CA training mode uses an internal bridge between the device's CA inputs and DQ[9:0] outputs. Once the device is placed into CA training mode, the only command that can be interpreted is the CA training exit command. After CA training mode has been entered and tCATE or tSLX\_CAT has been met, the CA values registered on every internal CK4\_0/CK4\_1 or CK4\_2/CK4\_3 will be transmitted concurrently to the host on DQ[9:0] tADR time later. The order of returned samples in the sample window along with RCK\_t rising edge always starts with CK4\_0 as the shown in *F[IGURE](#page-91-0) 24*. The host is then expected to compare the DQ pattern received to the expected value and to adjust the CA transmit timing accordingly. The procedure may be repeated using different CA patterns and interface timings. *F[IGURE](#page-91-0) 24* and *F[IGURE](#page-92-0) 25* show the synchronous entry into CA Training mode using the CATE command.

After CA training entry the device will, within tCATE2RCK or tSLXCAT2RCK, asynchronously start driving RCK continuously at nCK4 rate. CA training mode ignores the RCKMODE, RCKTYPE, and RCKLEVEL mode register fields, and instead the device always drives a differential full-swing RCK. The device will asynchronously stop driving RCK at nCK4 rate within tCATX after it receives a CATX command. When the device is in RCKSTRT/RCKSTOP or RD/RCKSTOP mode the host must stop RCK prior to a CATE command. When the device is in RCKSTRT/RCKSTOP or RD/RCKSTOP mode, RCK will revert to stopped during tCATX. When the device is in RCK always-on mode RCK will revert to on during tRCK\_AON\_CATX, and the transition between nCK4 and full rate RCK is asynchronous. Before the CATX command, the host must issue 4 consecutive WCK cycles of  $CA[4:0] = H$ . CATX command requires the host to hold CA[4:0] low, with proper tAS and tAH, for 16 consecutive WCK cycles. After the CATX command, the host must drive  $CA[4:0] = H (NOP2)$  for the duration of tCATX before issuing a CSP command. *F[IGURE](#page-93-0) 27* shows the sequence for CA training exit. de using the CATE comma<br>1, within tCATE2RCK or<br>te. CA training mode igno<br>nstead the device always dn<br>ng RCK at nCK4 rate wii<br>TRT/RCKSTOP or RD/RC<br>levice is in RCKSTRT/RC<br>Vhen the device is in RCK<br>nsition between nCK4 and

While in CA training mode the device drives captured CA values to the host on DQ[9:0]. DQE is driven by the host to the device and is used to select which clock phases the device is sampling. The DQE input ignores the PAM3 bit in MR0, Data ODT bit in MR5, VREDFL/H, DFE, and CTLE bits in MR16-19 while in CA training mode. No DQE related programming is necessary, and DQE is always an unterminated NRZ signal from host to device in both PAM3 and NRZ data modes, with a VREF of 0.5\*VDDQ. When the device receives DQE=H, the device samples CA on CK4\_0 and CK4\_1. When the device receives DQE=L, the device samples CA on CK4\_2 and CK4\_3. Host must hold CA[4:0]=H for tDQE\_PRE nCK4 cycle before DQE changes and for tDQE\_POST nCK4 cycles after DQE changes. *F[IGURE](#page-92-1) 26* shows the sequence for changing DQE to select a different pair of CK4 phases.

It should be noted that the host must use caution when selecting CA training patterns. Certain training patterns may cause an unintentional CATX while the host is sweeping phase near a CA UI boundary. Any CA training pattern which does not meet the following criteria is at risk of an unintentional CATX:

• At least one of the CA[4:0] lanes must be held high for at least two consecutive WCK cycles within every 16 WCK cycle window after tCATE and before issuing a CATX command

Additionally, CA-to-CA system skew must be carefully considered by the host when selecting patterns which satisfy the above criteria.

### **5.2 Command Address Bus Training (cont'd)**

In NRZ mode a CA input of H results in an NRZ DQ output of H, and a CA input of L results in an NRZ DQ output of L.

In PAM3 mode a CA input of H results in a PAM3 DQ output of  $+1$ , and a CA input of L results in a PAM3 DQ output of -1.

The mapping of CA[4:0] input, DQE input, and DQ[9:0] output is found in *T[ABLE](#page-91-1) 55*.

<span id="page-91-1"></span>

<b>DQE</b> (input) Status	<b>Sampled Phase</b>	CA <sub>0</sub>	CA1	CA2	CA3	CA4
$DQE = H$	$CK4$ 0	D <sub>O</sub> O	DQ <sub>2</sub>	DO <sub>4</sub>	DO <sub>6</sub>	D <sub>Q</sub> <sup>8</sup>
$DQE = H$	CK4 1	DQ1	DQ3	DO <sub>5</sub>	DO <sub>7</sub>	DQ <sub>9</sub>
$DQE = L$	CK4 2	DQ <sub>0</sub>	DQ <sub>2</sub>	DQ4	DQ <sub>6</sub>	D <sub>Q</sub> <sup>8</sup>
$DQE = L$	$CK4_3$	DQ1	DQ3	DQ <sub>5</sub>	DQ7	DQ <sub>9</sub>

**Table 55 — CA Capture to DQ Return Mapping**



#### NOTES:

- 1. tCATE in this example is 7 nCK4.
- 2. tADR in this example is 4 tCK4 and 0ns analog output delay for illustration purposes.
- 3. tCATE2RCK in this example is less than tCATE. It may be more than tCATE, but must be less than tCATE+tADR-1 nCK4 to ensure RCK is toggling prior to the first DQ output.
- 4. DQ[9:0] in this example are PAM3 signals at +1/-1 levels. In NRZ mode they would be NRZ signals at H/L levels.
- 5. RCK state is unknown during tCATE2RCK. First pulse may be incomplete.
- 6. In this example RCK and DQ are shown with 0ns analog output delay.
- 7. The states of CAPAR and CABI calculations are applicable when the functions are enabled in the respective mode registers.
- 8. Valid  $=$  H or L but not floating.
- 9. tADR specified in ns shall be the same for all CA -->DQ pairs across all active channels.
- <span id="page-91-0"></span>10. tCAT\_DQ2DQ shall be limited such that DQ feedback available on a given RCK edge corresponds to the phases of the CA pattern captured by edges of the same CK4 quartet (defined as a set of CK4\_0 /1/2/3 clock phases)

### **Figure 24 — CA Training Entry and CK4\_0 / CK4\_1 Sampling**



### **5.2 Command Address Bus Training (cont'd)**

#### NOTES:

- 1. tCATE in this example is 7 nCK4.
- 2. tADR in this example is 4 tCK4 and 0 ns analog output delay for illustration purposes.
- 3. tCATE2RCK in this example is less than tCATE. It may be more than tCATE, but must be less than tCATE+tADR-1 nCK4 to ensure RCK is toggling prior to the first DQ output.
- 4. DQ[9:0] in this example are PAM3 signals at +1/-1 levels. In NRZ mode they would be NRZ signals at H/L levels.
- 5. RCK state is unknown during tCATE2RCK. First pulse may be incomplete.
- 6. In this example RCK and DQ are shown with 0ns analog output delay.
- 7. The states of CAPAR and CABI calculations are applicable when the functions are enabled in the respective mode registers.
- <span id="page-92-0"></span>8. Valid = H or L but not floating.



### **Figure 25 — CA Training and CK4\_2 / CK4\_3 Sampling**

NOTES:

- 1. tADR in this example is 4 tCK4 and 0 ns analog output delay for illustration purposes.
- 2. tDQE\_PRE in this example is 3 nCK4.
- 3. tDQE\_POST in this example is 5 nCK4.
- 4. CA[4:0] Valid during tDQE\_PRE and tDQE\_POST must not match the CATX command.
- 5. In this example RCK and DQ are shown with 0 ns analog output delay.
- <span id="page-92-1"></span>6. Valid = H or L but not floating.

#### **Figure 26 — DQE Change to Select Alternate CK4 Phases**

#### ERR T0 T1 T5 T6 T8 T14 T15 Ta T10 T12 T13 T2 Valid CATX CSP NOP2 NOP2 CK4\_0 **WCK** CA[4:0] DQ[8,6,4,2,0] -1 +1 0 CK4\_1 CK4\_2 CK4\_3 DQ[9,7,5,3,1] -1 +1 0 **RCK** tCATX V V V V tCSP\_POST V V CAPAR and<br>CAB CABI C APAR and CABI disabled CABI disabled Enabling CABI CAPAR and ABI calcula Enabling CAPAR<br>Enabling CAPAR<br>CABI disabled CAPAR Caternative CABI disabled<br>Enablisg CAPAR Caternative CABI disabled DQE L H -1 +1 0 tCSP\_ACK\_PRE——≽ || ¦ || || || || || tCSP\_ACK\_POST–  $N$

### **5.2 Command Address Bus Training (cont'd)**

#### NOTES:

- 1. CATX command is 16 WCK of CA[4:0]=L. CATX command is shown aligned to CK4 for illustration purposes.
- 2. tCATX in this example is 6 nCK4.
- 3. tCSP\_PRE in this example is 3 nCK4.
- 4. During tCATX the device will stop driving CK4 rate RCK. The state of RCK depends on the RCKMODE setting in MR9. Last pulse of RCK at CK4 rate may be incomplete. If RCKMODE set to RCK always on mode, then the RCK will start toggling at full rate during tRCK\_AON\_CATX.
- 5. During tCATX the device will stop driving DQ. Stopping at T5 is shown as an example of the earliest for illustration purposes.
- 6. In this example RCK and DQ are shown with 0ns analog output delay.
- 7. If the optional CSP Feedback feature is supported and enabled, the ERR signal will transition to "0" level after tCSP\_ACK\_PRE and will transition to "+1" level tCSP\_ACK\_POST after CSP decoded successfully. If not enabled, the ERR signal continues to be driven at the "+1" level. See the *C[OMMAND](#page-141-0) START POINT (CSP)* section for more details.
- <span id="page-93-0"></span>8. Valid = H or L but not floating.

### **Figure 27 — CA Training Exit**

The device will enter CA training mode following an SLX command if woken from Sleep when the SLX2CAT mode register field is set or if woken from Self-Refresh Sleep when the SRSLX2CAT mode register field is set. *F[IGURE](#page-93-1) 28* shows the transition from either Sleep mode to CA training mode. pping at T5 is shown as an example chalog output delay.<br>
Individually chalog output delay.<br>
Individually the ERR signal will transs<br>
SP decoded successfully. If not enable<br>
ion for more details.<br> **HUAMEL SERV** commatify wo



#### NOTES:

- 1. tSLX in this example is 5 nCK4.
- 2. tSLX\_CAT in this example is 7 nCK4.
- 3. tADR in this example is 4 tCK4 and 0ns analog output delay for illustration purposes.
- 4. tSLXCAT2RCK in this example is less than tSLX\_CAT. It may be more than tSLX\_CAT, but must be less than tSLX\_CAT+tADR-1 nCK4 to ensure RCK is toggling prior to the first DQ output.
- 5. DQ[9:0] in this example are PAM3 signals at +1/-1 levels. In NRZ mode they would be NRZ signals at H/L levels.
- 6. RCK state is unknown during tSLXCAT2RCK. First pulse may be incomplete.
- 7. In this example RCK and DQ are shown with 0ns analog output delay.
- <span id="page-93-1"></span>8. Valid  $=$  H or L but not floating.

### **Figure 28 — SLX to CA Training Entry**

### **5.2 Command Address Bus Training (cont'd)**

When CA Parity and CA Parity Command Blocking are enabled, the device will enter CA training mode following a detected error on the CA bus. *F[IGURE](#page-94-0) 29* shows the transition from a CA parity error to CA





NOTES:

- 1. CAPAR2ERR in this example is 6 nCK4.
- 2. tCAPAR\_UNLOCK in this example is 84 nCK4.
- 2. tCATE in this example is 7 nCK4.
- 3. tADR in this example is 4 tCK4 and 0 ns analog output delay for illustration purposes.
- 4. tCATE2RCK in this example is more than tCATE. It may be less than tCATE, but must be less than tCATE+tADR-1 nCK4 to ensure RCK is toggling prior to the first DQ output. tput delay for illustration purposes.<br>It may be less than tCATE, but must<br>levels. In NRZ mode they would be<br>his example. RCK state is unknown<br>nalog output delay.
- 5. DQ[9:0] in this example are PAM3 signals at +1/-1 levels. In NRZ mode they would be NRZ signals at H/L levels.
- 6. RCK may be toggling at WCK rate prior to T85 in this example. RCK state is unknown during tCATE2RCK. First nCK4 pulse may be incomplete.
- 7. In this example RCK and DQ are shown with 0ns analog output delay.
- <span id="page-94-0"></span>8. Valid  $=$  H or L but not floating.

**Figure 29 — CA Parity Error to CA Training Entry**

Following deassertion of RESET\_n the device will enter CA Training mode. Several mode register fields have default values to support CA Training immediately after reset, before any commands may have been issued. These include:

- MR0 PAM3: DQs default to 0, NRZ mode.
- MR5 Driver Strength: DQ and RCK drive strength defaults to 00, 40 Ohm auto calibrated.
- MR6 PD Offset Leg 1 and Leg 2, and MR7 PU Offset Leg 1 and Leg 2: Driver Offsets default to 0000, no offset.
- MR13 CA Termination: Termination for CA inputs defaults to 000, value latched at exit of reset.
- MR13 WCK Termination: Termination for WCK inputs defaults to 000, value latched at exit of reset.
- MR13 CA Termination Offset: CA offset defaults to 000, no offset.
- MR13 WCK Termination Offset: WCK offset defaults to 000, no offset.
- MR14 VREFCA: CA reference voltage defaults to 0101111, 0.725\*VDDQ.
- MR14 DFECA: DFE for CA defaults to 0000, no DFE.
- MR14 Half VREFCA: Defaults to 0, use programmed reference voltage VREFCA.

### **5.2 Command Address Bus Training (cont'd)**



*F[IGURE](#page-95-0) 30* shows the transition from RESET to CA Training mode.

#### NOTES:

1. tCATE in this example is 7 nCK4.

2. tADR in this example is 4 tCK4 and 0ns analog output delay for illustration purposes.

3. tCATE2RCK in this example is less than tCATE. It may be more than tCATE but must be less than tCATE+tADR-1 nCK4 to ensure RCK is toggling prior to the first DQ output.

4. DQ[9:0] are NRZ signals at H/L levels. Reset default for DQ mode is NRZ.

5. RCK state is unknown during tCATE2RCK. First pulse may be incomplete.

6. In this example RCK and DQ are shown with 0 ns analog output delay.

<span id="page-95-0"></span>7. Valid  $=$  H or L but not floating.

### **Figure 30 — RESET Deassertion to CA Training Entry**



#### **Table 56 — AC Timings in Command Address Training Mode**

## **5.3 ERR Training**

GDDR7 SGRAMs provide a means for detecting CA Parity errors and Write CRC errors and returning this information back to the host on the ERR signal. The ERR signal will transfer error information at CK4 symbol rate using PAM3 signaling. ERR signal transfers error information using PAM3 signaling in both PAM3 mode and NRZ mode. Please refer to the *ERR S[IGNAL](#page-43-0)* section for further details.

To enable robust ERR signaling the following ERR training related features are introduced which enable the host to train host ERR receiver voltage levels:

- DC patterns  $(+1, 0, -1)$
- Clock patterns

DT\_ERR\_PATTERN (MR23 OP[11:9]) can be configured to one of the following modes which determine ERR signal behavior as illustrated in *F[IGURE](#page-97-0) 31*:

- $\bullet$  000 = normal mode
- $\bullet$  001 = off (High-Z)
- $010 =$  drive  $+1$  (See note 1)
- $011 =$  drive 0 (See note 1)
- $100 =$  drive  $-1$  (See note 1)
- $101 =$  drive clock pattern. CK4 rate,  $+1/-1$ . (See note 1)
- 110 = drive clock pattern. Half CK4 rate,  $+1/-1$  (See note 1, and note 2) rate, +1/-1. (See note 1)<br>CK4 rate, +1/-1 (See note 1)
- $\bullet$  111 = RFU

### NOTES:

- 1. ERR training is only valid in Bank Idle, REFab and SRF with TR flag set to H
- 2. The support of half CK4 rate clock ERR signal training pattern is optional in 16 Gbit devices. The host can use Vendor ID4 (IRA3 DQ5) as described in the Info Read section to verify if this feature is supported in 16 Gbit devices. Half CK4 rate error training is mandatory in 24 Gbit and larger density devices.

If MR23 OP[11:0] (DT\_ERR\_PATTERN) is programmed to any value other than 0b000 (Normal mode) the CAPAR and WRCRC are not calculated and will be treated as a don't care. The programmed ERR signal behavior will be valid by tMOD from MRS.

### **5.3 ERR Training (cont'd)**



#### NOTES:

- 1. ERR pattern timings is shown edge aligned to CK4(int) for illustration purposes. Actual support values are found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- <span id="page-97-0"></span>2. DT\_ERR\_PATTERN (MR23 OP[11:9] = 110<sub>B</sub> is optional in 16Gbit and mandatory in 24Gbit and larger densities. Support in 16Gbit devices can be determined by reading VID4 (IRA3 DQ5).

#### **Figure 31 — ERR Training Patterns**

In addition, the host may train Command/Address parity error latency on ERR signal. ERR latency training is executed by the host using normal commands with DT\_ERR\_PATTERN (MR23 OP[11:9]) set to 3'b000 (normal mode). It should be noted that some configurations of the DRAM device may only support a variable CA parity latency. **Homorrow 18 September 16 September 2016**<br> **HUAM CONTA TEAM TRANSIST PART TRANSIST PART TRANSIST PART PART PART PART ASSEMBLE PART TRANSIST TO THE REPART PART OF SOME CONTINUIST OF STATE SOME CONTINUIST OF STATE SUPPLY AS** 

The follow example training sequence can be used by the host to train ERR latency:

- 1. Command/address parity blocking should be disabled (MR15 OP1 CAPARBLK)
- 2. Command/Address parity must be enabled (MR15 OP0 CAPAR)
- 3. Wait tMOD
- 4. Issue NOP with CAPAR bit intentionally set incorrectly and monitor timing on CA parity error returned on ERR signal

### <span id="page-98-0"></span>**5.4 Data Training**

### **5.4.1 Data Training Common Features**

### **5.4.1.1 Overview**

GDDR7 SGRAMs provide a means for training the data bus (DQE and DQ[9:0]) interface training . Data training encompasses both Read training and Write training and may be required to enable high-speed data transmission between a host and DRAM device. New for GDDR7, data training can be executed with one of two different data training modes enabled: FIFO data training mode or LFSR data training mode. Both data training modes enable interface training without needing to access the memory core.

FIFO data training mode enables the host to write custom patterns to and read custom patterns from the Read FIFO for data training. While FIFO data training mode enables useful custom training patterns it cannot be used to create a long continuous PRBS pattern (due to FIFO depth limitations) which can be useful for some types of trainings to improve training accuracy and/or reduce training time. Thus, LFSR data training mode is introduced to supplement FIFO data training mode. FIFO or LFSR data training mode can be set via MR23 OP0 (DT\_LFSR).

Data training utilizes the following commands:

- LDFF Load data into Read FIFO from CA bus. A LDFF command is not allowed when MR23 OP0 (DT\_LFSR) is set to  $1_B$  to allow data training using the LFSR.
- WRTR Write training data from DQ into FIFO, or to compare with LFSR
- RDTR Read training data on DQ from FIFO, or from LFSR
- RDWTEC Read LFSR write training burst error count values. A RDWTEC command is not allowed when MR23 OP0 (DT\_LFSR) is set to  $0_B$  to allow data training using the FIFO. allow data training using the<br>m DQ into FIFO, or to cor<br>DQ from FIFO, or from LF<br>training burst error count<br>LFSR) is set to 0<sub>B</sub> to allow<br>ollowing states:

Data training may be performed in the following states:

- Bank Active
- Following a REFab with the TR flag set to H
- In Self-refresh with the TR flag set to H
- In Self-refresh following an exit from Self-refresh-sleep

The host must not trigger a transition to all banks Idle using a PREab or a PREpb to the last open bank before completing any ongoing data training operation.

### **Eye Masking**

In PAM3 mode, in either FIFO or LFSR data training mode, eye masking can be applied which enables the host to train either just the upper eye, lower data eye or both depending on MR23 OP[5:4] (DT\_EYE\_MASK) programmed value. The programmed eye mask setting is common to all DQs and DQE within the channel. See MR23 OP[5:4] for programming details. The table below shows programming options.

### **5.4 Data Training (cont'd)**

<b>Eye Mask Mode</b>	<b>PAM3</b> Input <b>Symbol</b>	<b>RX</b> Upper Output	<b>RX</b> Lower Output	<b>PAM3 Output</b> <b>Symbol</b> (post masking)
	$^{+1}$			$^{+1}$
No Eye Mask (Normal Mode)				
	-1			-1
	$+1$		X (masked)	$+1$
Mask Lower Eye (Lower eye is a don't care)			X (masked)	
	-1		X (masked)	
	$+1$	X (masked)		
Mask Upper Eye	0	X (masked)		
(Upper eye is a don't care)		X (masked)	$\Omega$	-1

**Table 57 — Data Training Eye Mask**

DRAM data path diagram is shown below with eye masking locations highlighted.



### NOTES:

- 1. FIFO depth is vendor specific. A FIFO depth of 8 shown for illustration purposes.
- <span id="page-99-0"></span>2. PAM3 mode shown.



## **5.4.1.2 Data Training AC Timings**





### **5.4.1.3 FIFO Data Training Mode**

FIFO data training mode enables the host to train the data link using custom programmed patterns by writing to or reading from the Read FIFO using LDFF, WRTR and RDTR commands. The Read FIFO allows each data lane to support a unique training pattern with the pattern length limited to the Read FIFO depth. The Read FIFO depth is vendor specific and should be read out by the host via IRD command to IRA1 (PAM3 FIFO Depth and NRZ FIFO Depth). RDWTEC commands are not allowed when MR23 OP0 (DT\_LFSR) is set to  $\theta_B$  to allow data training using the FIFO. The following additional command restrictions must be followed when MR23 OP0 (DT\_LFSR) is set to  $0_B$  to allow data training using the FIFO.

The total number of LDFF commands to burst 31 plus the total number of WRTR commands modulo FIFO depth must be equal to the total number of RDTR commands modulo FIFO depth. That is, the condition show in Equation 1 must be satisfied. If this condition is violated the Read FIFO pointers may need to be reset. The interleaving of LDFF and WRTR without RDTR is not allowed.

Equation 1:

(Total LDFF31 commands + total WRTR commands) mod(FIFO depth) = Total RDTR commands mod(FIFO depth)

After loading the Read FIFO via LDFF or WRTR commands its contents are invalidated if any commands are issued other than LDFF, RDTR, WRTR, NOP, RCKSTRT, RCKSTOP, REFpb, REFab, RFMpb, RFMab, and MRS to MR[26:23, 21:16, 7:5].

To ensure FIFO data training pointers are correctly set, the following condition will reset the Read FIFO pointers:

- Read FIFO pointers will be reset before the expiration of tCSP\_POST after a SGRAM Reset, Sleep Exit, or CA Training Exit re correctly set, the followint<br> **Huart Explores to the expiration of the expiration of the expiration of the original MR23 OP8 (FIFO\_P**
- Issuing an MRS command to program MR23 OP8 (FIFO\_PTR\_RST) to 1B. MR23 OP8 is a selfclearing Mode Register.

When the Read FIFO pointers are reset, the host can assume all modulo FIFO depth commands are satisfied. A Read FIFO pointer reset invalidates the Read FIFO contents. Subsequently, LDFF or WRTR commands will be required to reload the Read FIFO.

### **5.4.1.4 LFSR Data Training Mode**

LFSR (Linear Feedback Shift Register) data training mode enables the host to train the data link using a PRBS15 or PRBS11 (Pseudo Random Binary Sequence) training pattern. Training may encompass laneto-lane phase de-skewing, frame alignment, VREF training and IO equalization value training. LFSR training mode allows the host to utilize multiple Fibonacci LFSRs for PRBS pattern generation along with associated LSFR data training mode features such as lane-to-lane pattern shifting, pattern inversion and pattern masking to further improve link training. Note that LDFF commands are not allowed when MR23 OP0 (DT\_LFSR) is configured to enable LFSR training mode.

To use LFSR pattern generator with Read or Write training MR23 OP0 (DT\_LFSR) must be set to 1B. There are three logical DQ groupings. Each group sources a common LFSR for that group. The groups are split as follows and illustrated in *F[IGURE](#page-102-0) 33*:

- Group 0: DQ[3:0]
- Group 1: DQ[7:4]
- Group 2: DO[9:8] and DOE



**Figure 33 — Write Training LFSR DQ Groups**

<span id="page-102-0"></span>MR23 OP1 (LFSR\_TYPE) can be set to configure all Fibonacci LFSRs to generate a PRBS15 or PRBS11 pattern. The following polynomials are supported corresponding to each PRBS type selected via MRS.

- PRBS15 =  $x^1$ 15 +  $x^1$ 14 + 1
- PRBS11 =  $x^2$ 11 +  $x^2$ 9 + 1

### **5.4.1.4 LFSR Data Training Mode (cont'd)**

Whenever MR23 OP1 (LFSR\_TYPE) is updated to change the selected polynomial (PRBS15 or PRBS11), the programmed seed value is no longer valid and must be reprogrammed via MR24 and MR25.

<b>3b2S PAM3 Encoder/Decoder Truth Table</b>								
3 Bits			<b>Internal Binary Representation</b>				2 Trits	
<b>MSB</b>		<b>LSB</b>	<b>S1 MSB</b>	S1 LSB	<b>SOMSB</b>	<b>SO LSB</b>		
b2	$b1$	$\bf{b0}$	b3	b2	$b1$	$\bf{b0}$	S1	S <sub>0</sub>
$\Omega$	$\Omega$	$\Omega$	$\overline{0}$	1	$\Omega$	$\Omega$	$\Omega$	$-1$
$\theta$	$\Omega$	1	$\theta$	$\Omega$	1	1	$-1$	$+1$
$\theta$	1	$\Omega$	1	1	$\Omega$	$\Omega$	$+1$	$-1$
$\theta$	1	1	$\mathbf{0}$	1	1	1	$\Omega$	$+1$
	Invalid		$\theta$	1	$\Omega$	1	$\Omega$	$\theta$
1	$\Omega$	$\Omega$	$\boldsymbol{0}$	$\Omega$	$\Omega$	$\Omega$	$-1$	$-1$
1	$\Omega$	1	$\overline{0}$	$\Omega$	$\theta$	1	$-1$	$\Omega$
1	1	$\Omega$	1	1	$\theta$	1	$+1$	$\Omega$
1	1	1	1	$\mathbf{1}$	1	1	$+1$	$+1$
<b>LFSR-to-Symbol Mapping</b> LFSR burst-cycle bit position								
LFSR generator bit stream $\mathbf{I}$	$\mathbf 0$ $1\,$ $\overline{2}$ 3	5 6 $\overline{7}$ 4	8 9 10 11 12 13	14 15 16 17 18	$19$ 20 21 22 23 24	25 26 27 28 29	30 31 32 33	$35$ 36 34

**Table 59 — Encoder for CRC, Data Remainder, and LFSR Training**





<span id="page-103-0"></span>In *F[IGURE](#page-103-0) 34*, bit "0" is considered the LSB binary input to the 3b2S encoder and bit "2" is the MSB binary input to the 3b2S encoder. This ordering is crucial as both the host and DRAM must have matching pattern generators which include LFSR, 3b2S encoder, pattern shift, pattern masking and pattern inversion architecture. From burst 0 to burst 1 the LFSR bit stream advances by 24bits. This is because 24bits from the LFSR pattern generator post 3b2S encoder creates 16 symbols worth of data which is equivalent to one full burst. The remaining bits [24:41] are lookahead bits used enable up to a 12-symbol pattern shift selectable per DQ lane. The symbol shift can be programmed per data lane via MR26 OP[1:0].

### **5.4.1.4 LFSR Data Training Mode (cont'd)**

### **LFSR Pattern Generator Seeding and Advancement**

The LFSR seed values must be programmed by the host prior to data training in LFSR mode in order to guarantee the host and DRAM LFSR pattern generators are aligned. The LFSR seed values are programmed via MR24 and MR25. A unique seed value can be programmed for each of the three LFSR generators. The seed value can be programmed up to 15bits. When the LFSR type is configured to be PRBS15 (via MR23 OP1) the entire 15bits of the programmed seed value are used to seed the LFSR. When the LFSR type is configured to PRBS11 (via MR23 OP1) only the lower 11bits of the LFSR Seed Bits [14:0] bits will be used.

The LFSR pattern generator automatically advances upon every RDTR or WRTR command while in LFSR training mode. READ or WRITE commands are allowed between RDTR and WRTR commands. The LFSR seed values do not need to be re-programmed when interleaving RDTR, WRTR, READ, and WRITE commands. The LFSR seed values are required to be programmed only after initialization, device reset or LFSR type change (MR23 OP1).

Example LFSR training sequence without needing to re-seed the LFSR generators between Read and Write training:

- 1) Issue MRS commands to enable LFSR data training mode and configure LFSR type, shift, inversion, and masking Mode Register values EXER data training mode<br> **HUAWEINERY SER**<br> **HUARGERY SER SEED VALUES** in preparat
- 2) Issue MRS commands to set LFSR seed values in preparation for Read training
- 3) Issue RDTR commands
- 4) Read training complete
- 5) Issue MRS to reset/configure burst error counters
- 6) Issue WRTR commands
- 7) Issue RDWTEC command
- 8) Repeat steps 6 through 7 for desired number of steps. Assumes MR23 OP3 is programmed to automatic reset after RDWTEC command.
- 9) Write training complete

### **5.4.1.4 LFSR Data Training Mode (cont'd)**

LFSR pattern generated can be inverted or masked per data lane and eye masking can be applied per channel. Eye masking is applied post pattern inversion (LFSR\_INV) and pattern masking (DT\_LANE\_MASK). Pattern masking is applied post pattern inversion (refer to *F[IGURE](#page-99-0) 32*).

<b>PAM3</b> Input <b>Symbol</b>	<b>MR26 OP2</b> (LFSR INV)	<b>MR26 OP3</b> (DT LANE MASK) (DT EYE MASK)	<b>MR23 OP[5:4]</b>	<b>PAM3 Output</b> <b>Symbol</b>
$+1$	Oв	Oв	00 <sub>B</sub>	$+1$
$\overline{0}$	$_{\rm OB}$	Oв	00 <sub>B</sub>	$\overline{0}$
$-1$	$_{\rm OB}$	$_{\rm OB}$	00 <sub>B</sub>	$-1$
$+1$	1 <sub>B</sub>	O <sub>B</sub>	00 <sub>B</sub>	$-1$
$\overline{0}$	1 <sub>B</sub>	$_{\rm OB}$	00 <sub>B</sub>	$\overline{0}$
$-1$	1 <sub>B</sub>	0 <sub>B</sub>	00 <sub>B</sub>	$+1$
$+1$	Don't Care	1 <sub>B</sub>	00 <sub>B</sub>	$+1$
$\overline{0}$	Don't Care	1 <sub>B</sub>	00 <sub>B</sub>	$+1$
$-1$	Don't Care	1 <sub>B</sub>	00 <sub>B</sub>	$+1$
$+1$	O <sub>B</sub>	O <sub>B</sub>	01B	$+1$
$\overline{0}$	O <sub>B</sub>	$_{\rm OB}$	01B	$\overline{0}$
$-1$	O <sub>B</sub>	O <sub>B</sub>	01B	$\overline{0}$
$+1$	1 <sub>B</sub>	$_{\rm OB}$	01B	$\overline{0}$
$\overline{0}$	1 <sub>B</sub>	Oв	01B	$\overline{0}$
$-1$	1 <sub>B</sub>	Oв	01B	$+1$
$+1$	0 <sub>B</sub>	0 <sub>B</sub>	10 <sub>B</sub>	$\overline{0}$
$\overline{0}$	<b>Ов</b>	$\theta$ <sub>B</sub>	10 <sub>B</sub>	$\overline{0}$
$-1$	O <sub>B</sub>	0 <sub>B</sub>	10 <sub>B</sub>	$-1$
$+1$	1 <sub>B</sub>	0 <sub>B</sub>	10 <sub>B</sub>	$-1$
$\overline{0}$	1 <sub>B</sub>	Oв	10 <sub>B</sub>	$\overline{0}$
$-1$	1 <sub>B</sub>	Oв	10 <sub>B</sub>	$\Omega$
$+1$	Don't Care	1 <sub>B</sub>	01B	$+1$
$\overline{0}$	Don't Care	1 <sub>B</sub>	01B	$+1$
$-1$	Don't Care	1 <sub>B</sub>	01B	$+1$
$+1$	Don't Care	1 <sub>B</sub>	10 <sub>B</sub>	$\overline{0}$
$\boldsymbol{0}$	Don't Care	1 <sub>B</sub>	10 <sub>B</sub>	$\overline{0}$
$-1$	Don't Care	1 <sub>B</sub>	10 <sub>B</sub>	$\overline{0}$

**Table 60 — LFSR Pattern Inversion and Pattern Masking**

### **5.4.1.5 Example LFSR Implementation**

*F[IGURE](#page-106-0) 35* is an example of the LFSR configured as a PRBS11 generator with 42b lookahead. Please note that the data feedback to the LFSR advances the PRBS11 to generate a proper PRBS11 sequence advanced in 24b increments every burst cycle (2nCK4) the generator is run. The 24bits are encoded through a later 3b2S encoder to generate 16 PAM3 symbols in PAM3 mode. The remaining bits (25 to 42) are pattern lookahead bits used to shift/decorrelate data lane patterns from each other. The per DQ pattern shift can be programmed via MR26 OP[1:0] (LFSR\_SHIFT\_SEL). See *MODE R[EGISTERS](#page-54-0)* section for programming details.

**LFSR – PRBS 11 (x^11 + X^9 +1) Pattern Generator** 



**Figure 35 — Example LFSR PRBS11 Pattern Generator**

<span id="page-106-0"></span>The remaining LFSR example section is an example of the LFSR configured as a PRBS15 generator with 42b lookahead. Please note that the data feedback to the LFSR advances the PRBS15 to generate a proper PRBS15 sequence advanced in 24b increments every burst cycle (2nCK4) the generator is run. The 24bits are encoded through a later 3b2S encoder to generate 16 PAM3 symbols in PAM3 mode. The remaining bits (25 to 42) are pattern lookahead bits used to shift/decorrelate data lane patterns from each other. The per DQ pattern shift can be programmed via MR26 OP[1:0] (LFSR\_SHIFT\_SEL). See *MODE R[EGISTERS](#page-54-0)* section for programming details.

### **5.4.1.5 Example LFSR Implementation (cont'd)**



**LFSR – PRBS 15 (x^15 + X^14 +1) Pattern** 

**Figure 36 — Example LFSR PRBS15 Pattern Generator**

Data burst output example for LFSR set to PRBS15

Example load seed values:

- DQ Group  $2 = 0x3A73$  (15b seed value programmed via MR24 and MR25)
- DQ Group  $1 = 0x2D17$  (15b seed value programmed via MR24 and MR25)
- DQ Group  $0 = 0x21FF$  (15b seed value programmed via MR24 and MR25)




## **5.4.1.5 Example LFSR Implementation (cont'd)**

The initial seed value loaded into the LFSR is set via MR24 and MR25. See *MODE R[EGISTERS](#page-54-0)* section for programming details. In PAM3 mode the output pattern generated from the LFSR then goes through a DC balanced 3b2S PAM3 encoding. See 3b2S encoding table within the *[PAM3](#page-28-0)* section for more details.

<span id="page-108-0"></span>*T[ABLE](#page-108-0) 62* shows an example output of the first three PAM3 encoded bursts for the stated seed value programmed into DQ group 2 LFSR generator.

**Table 62 — Example WRTR Output Burt Stream for DQ[9] (DQ Group 2),** where LFSR\_SHIFT\_SEL =  $0x0$ , LFSR\_INV =  $0x0$ , DT\_MASK =  $0x0$ 

Group 2 MRS Seed = $0x3A73$ , 4:1 LFSR SHIFT SEL = $0x0$ , LFSR INV = $0x0$ , DT MASK = $0x0$																
LFSR																
<b>DO</b>	<b>Pattern Stream</b>	<b>Burst</b>														
Group	<b>Location</b>	Number 15 14 13 12 11 10 9								$\vert 8$						
	$DQ[9]$ PAD (PAM3)			$\Omega$	$-1$	$+1$ $+1$		$\overline{a}$	$\theta$	$+1$	- I	$\theta$	$-1$	$+1$		
	$DQ[9]$ PAD (PAM3)			- 1	$+1$	$+1$	$+1$	- 1		$+1$	- 1	$\theta$	$+1$	$+1$	$+1$	
	)[9] PAD (PAM3)]	2	$\sim$ 1	- 1				$\overline{\phantom{a}}$	- 1	- 1	- 1	- 1				

After the LFSR pattern streams are PAM3 encoded and eye masking is applied the pattern streams are sent to their corresponding DQs within each DQ group. Within each DQ lane further pattern manipulation is possible. On a per DQ basis the LFSR pattern can be shifted (MR26 OP[1:0]  $\rightarrow$  LFSR\_SHIFT\_SEL), inverted (MR26 OP2  $\rightarrow$  LFSR\_INV), and masked (MR26 OP3  $\rightarrow$  DT\_LANE\_MASK). See MR26 for programming details and usage. A<sub>3</sub> encoded and eye maskin<br> **Huawai** DQ group. Within each I<br> **Huawaii** can be shifted (M<br>
and masked (MR26 OP3<br>
ncoded data training pat

*T[ABLE](#page-108-1) 63* shows example PAM3 encoded data training pattern output for various lane pattern configurations.

<span id="page-108-1"></span>

**Table 63 — Example WRTR Output Burst Stream for Single Burst from DQE and DQ[9:0]**

JEDEC Standard No. 239.01

Page 92

#### **5.4.1.5 Example LFSR Implementation (cont'd)**

Example Verilog code for a LFSR generator (PRBS15 and PRBS11) with pattern shift, inversion, and masking logic:

```
module g7_prbs_lookahead(input clk, input reset, input advance, input [14:0] seed, input prbs_mode, output [55:0] symbols);
          wire [41:0] bitstream;
          reg [14:0] current_seed;
          wire [41:0] prbs15_bitstream;
          wire [13:0] prbs15_28_15;
          wire [12:0] prbs15_41_29;
          wire [41:0] prbs11_bitstream;
          wire [8:0] prbs11_19_11;
          wire [8:0] prbs11_28_20;
          wire [8:0] prbs11_37_29;
          wire [3:0] prbs11_41_38;
          always @(posedge clk) begin
                     if (reset) begin
                                current_seed[14:0] <= seed[14:0];
                     end
                     else if (advance) begin
                                current_seed[14:0] <= bitstream[38:24];
                     end
                     else begin
                                current_seed[14:0] <= current_seed[14:0];
                     end
          end
          // current_seed[14:11] is ignored and unused in prbs11 mode
          assign bitstream = prbs_mode ? prbs11_bitstream : prbs15_bitstream;
          assign prbs15_bitstream[41:0] = {prbs15_41_29, prbs15_28_15, current_seed[14:0]};
          assign prbs15_28_15[13:0] = {prbs15_bitstream[14]^prbs15_bitstream[13],
                                           prbs15_bitstream[13]^prbs15_bitstream[12],
                                           prbs15_bitstream[12]^prbs15_bitstream[11],
                                           prbs15_bitstream[11]^prbs15_bitstream[10],
                                           prbs15_bitstream[10]^prbs15_bitstream[9],
                                           prbs15_bitstream[9]^prbs15_bitstream[8],
                                           prbs15_bitstream[8]^prbs15_bitstream[7],
                                           prbs15_bitstream[7]^prbs15_bitstream[6],
                                           prbs15_bitstream[6]^prbs15_bitstream[5],
                                           prbs15_bitstream[5]^prbs15_bitstream[4],
                                           prbs15_bitstream[4]^prbs15_bitstream[3],
                                           prbs15_bitstream[3]^prbs15_bitstream[2],
                                           prbs15_bitstream[2]^prbs15_bitstream[1],
                                           prbs15_bitstream[1]^prbs15_bitstream[0]};
          assign prbs15_41_29[12:0] = {prbs15_bitstream[27]^prbs15_bitstream[26],
                                           prbs15_bitstream[26]^prbs15_bitstream[25],
                                           prbs15_bitstream[25]^prbs15_bitstream[24],
                                           prbs15_bitstream[24]^prbs15_bitstream[23],
                                           prbs15_bitstream[23]^prbs15_bitstream[22],
                                           prbs15_bitstream[22]^prbs15_bitstream[21],
                                           prbs15_bitstream[21]^prbs15_bitstream[20],
                                           prbs15_bitstream[20]^prbs15_bitstream[19],
                                           prbs15_bitstream[19]^prbs15_bitstream[18],
                                           prbs15_bitstream[18]^prbs15_bitstream[17],
                                           prbs15_bitstream[17]^prbs15_bitstream[16],
                                           prbs15_bitstream[16]^prbs15_bitstream[15],
                                           prbs15_bitstream[15]^prbs15_bitstream[14]};
                                                     <= current_seed[14:0];<br>used in prbs11 mode<br>bitstream : prbs15_bitstream;<br>_41_29, prbs15_28_15, current_see<br>stream[14]^prbs15_bitstream[13],<br>itstream[12]^prbs15_bitstream[12<br>itstream[12]^prbs15_bitstream[11
```
#### **5.4.1.5 Example LFSR Implementation (cont'd)**

**assign** prbs11\_bitstream[**41**:**0**] = {prbs11\_41\_38, prbs11\_37\_29, prbs11\_28\_20, prbs11\_19\_11, current\_seed[**10**:**0**]}; **assign** prbs11\_19\_11[**8**:**0**] = {prbs11\_bitstream[**10**]^prbs11\_bitstream[**8**], prbs11\_bitstream[**9**]^prbs11\_bitstream[**7**], prbs11\_bitstream[**8**]^prbs11\_bitstream[**6**], prbs11\_bitstream[**7**]^prbs11\_bitstream[**5**], prbs11\_bitstream[**6**]^prbs11\_bitstream[**4**], prbs11\_bitstream[**5**]^prbs11\_bitstream[**3**], prbs11\_bitstream[**4**]^prbs11\_bitstream[**2**], prbs11\_bitstream[**3**]^prbs11\_bitstream[**1**], prbs11\_bitstream[**2**]^prbs11\_bitstream[**0**]}; **assign** prbs11\_28\_20[**8**:**0**] = {prbs11\_bitstream[**19**]^prbs11\_bitstream[**17**], prbs11\_bitstream[**18**]^prbs11\_bitstream[**16**], prbs11\_bitstream[**17**]^prbs11\_bitstream[**15**], prbs11\_bitstream[**16**]^prbs11\_bitstream[**14**], prbs11\_bitstream[**15**]^prbs11\_bitstream[**13**], prbs11\_bitstream[**14**]^prbs11\_bitstream[**12**], prbs11\_bitstream[**13**]^prbs11\_bitstream[**11**], prbs11\_bitstream[**12**]^prbs11\_bitstream[**10**], prbs11\_bitstream[**11**]^prbs11\_bitstream[**9**]}; **assign** prbs11\_37\_29[**8**:**0**] = {prbs11\_bitstream[**28**]^prbs11\_bitstream[**26**], prbs11\_bitstream[**27**]^prbs11\_bitstream[**25**], prbs11\_bitstream[**26**]^prbs11\_bitstream[**24**], prbs11\_bitstream[**25**]^prbs11\_bitstream[**23**], prbs11\_bitstream[**24**]^prbs11\_bitstream[**22**], prbs11\_bitstream[**23**]^prbs11\_bitstream[**21**], prbs11\_bitstream[**22**]^prbs11\_bitstream[**20**], prbs11\_bitstream[**21**]^prbs11\_bitstream[**19**], prbs11\_bitstream[**20**]^prbs11\_bitstream[**18**]}; **assign** prbs11\_41\_38[**3**:**0**] = {prbs11\_bitstream[**32**]^prbs11\_bitstream[**30**], prbs11\_bitstream[**31**]^prbs11\_bitstream[**29**], prbs11\_bitstream[**30**]^prbs11\_bitstream[**28**], prbs11\_bitstream[**29**]^prbs11\_bitstream[**27**]}; **genvar** i; **generate for**  $(i = 0; i < 14; i = i + 1)$  **begin** g7\_3b2s\_enc enc (.binary\_data(bitstream[(**2**+(i\***3**)) : (i\***3**)]), .binary\_symbols(symbols[(**3**+(i\***4**)) : (i\***4**)])); **end endgenerate endmodule** // g7\_prbs\_lookahead **module** g7\_3b2s\_enc(**input** [**2**:**0**] binary\_data, **output** [**3**:**0**] binary\_symbols); **assign** binary\_symbols = (binary\_data == **3'b000**) ? **4'b0100** : // 0, -1 (binary\_data == **3'b001**) ? **4'b0011** : // -1, 1 (binary\_data == **3'b010**) ? **4'b1100** : // 1, -1 (binary\_data == **3'b011**) ? **4'b0111** : // 0, 1 (binary\_data == **3'b100**) ? **4'b0000** : // -1, -1 (binary\_data == **3'b101**) ? **4'b0001** : // -1, 0 (binary\_data == **3'b110**) ? **4'b1101** : // 1, 0 **4'b1111**; // 1, 1 Itstream[25]^prbs11\_bitstream[23]<br>itstream[25]^prbs11\_bitstream[23]<br>itstream[24]^prbs11\_bitstream[22]<br>itstream[23]^prbs11\_bitstream[21]<br>itstream[21]^prbs11\_bitstream[19]<br>itstream[20]^prbs11\_bitstream[20]<br>itstream[32]^prbs1

**endmodule** // g7\_3b2s\_enc

**module** g7\_eye\_mask(**input** [**1**:**0**] dt\_eye\_mask, **input** [**1**:**0**] raw\_symbol, **output** [**1**:**0**] masked\_symbol); **assign** masked\_symbol[**1**:**0**] = {raw\_symbol[**1**] & ~dt\_eye\_mask[**1**], raw\_symbol[**0**] | dt\_eye\_mask[**0**]}; **endmodule** // g7\_eye\_mask

**module** g7\_lane\_mask(**input** dt\_mask, **input** [**1**:**0**] raw\_symbol, **output** [**1**:**0**] masked\_symbol); **assign** masked\_symbol[**1**:**0**] = {raw\_symbol[**1**] | dt\_mask, raw\_symbol[**0**] | dt\_mask}; **endmodule** // g7\_lane\_mask

#### **5.4.1.5 Example LFSR Implementation (cont'd)**

```
module g7_symbol_invert(input lfsr_inv, input [1:0] raw_symbol, output [1:0] inverted_symbol);
          assign inverted symbol = (\simlfsr inv || (\text{raw symbol} = 2'b01)) ? raw symbol : ~raw symbol;
endmodule // g7_symbol_invert
module g7_data_lane(input [55:0] lfsr_symbols, input [1:0] dt_symbol_offset, input dt_symbol_invert, input dt_lane_mask, 
                                input [1:0] dt_eye_mask, output [31:0] burst_symbols);
          wire [31:0] selected_symbols;
          wire [31:0] inverted_symbols;
          wire [31:0] lane_masked_symbols;
          assign selected_symbols = (dt_symbol_offset == 2'b00) ? lfsr_symbols[31:0] : // No shift
                                (dt_symbol_offset == 2'b01) ? lfsr_symbols[39:8] : // Shift 4 symbols
                                (dt_symbol_offset == 2'b10) ? lfsr_symbols[47:16] : // Shift 8 symbols
                                lfsr_symbols[55:24]; // Shift 12 symbols
          genvar i;
          generate
                     for (i = 0; i < 16; i = i + 1) begin
                                g7_symbol_invert invert (.lfsr_inv(dt_symbol_invert),
                                            .raw_symbol(selected_symbols[(1+(i*2)):(i*2)]),
                                            .inverted_symbol(inverted_symbols[(1+(i*2)):(i*2)]));
                                g7_lane_mask lane_mask (.dt_mask(dt_lane_mask),
                                           .raw_symbol(inverted_symbols[(1+(i*2)):(i*2)]),
                                           .masked_symbol(lane_masked_symbols[(1+(i*2)):(i*2)]));
                                g7_eye_mask eye_mask (.dt_eye_mask(dt_eye_mask),
                                        .raw_symbol(lane_masked_symbols[(1+(i*2)):(i*2)]),
                                        .masked_symbol(burst_symbols[(1+(i*2)):(i*2)]));
                     end
          endgenerate
endmodule // g7_data_lane
module g7_data_group0(input clk, input reset, input advance, input [14:0] seed, input prbs_mode, input [1:0] dt_eye_mask,
                                input dq0_dt_lane_mask, input dq0_dt_symbol_invert, input [1:0] dq0_symbol_offset,
                                input dq1_dt_lane_mask, input dq1_dt_symbol_invert, input [1:0] dq1_symbol_offset,
                                input dq2_dt_lane_mask, input dq2_dt_symbol_invert, input [1:0] dq2_symbol_offset,
                                input dq3_dt_lane_mask, input dq3_dt_symbol_invert, input [1:0] dq3_symbol_offset,
                                output [31:0] dq0_burst, output [31:0] dq1_burst,
                                output [31:0] dq2_burst, output [31:0] dq3_burst);
          wire [55:0] lfsr_symbols;
          g7_prbs_lookahead lfsr (.clk(clk), .reset(reset), .advance(advance),
                          .seed(seed), .prbs_mode(prbs_mode), .symbols(lfsr_symbols));
          g7_data_lane lane0 (.lfsr_symbols(lfsr_symbols), .dt_symbol_offset(dq0_symbol_offset),
                          .dt_symbol_invert(dq0_dt_symbol_invert), .dt_lane_mask(dq0_dt_lane_mask),
                          .dt_eye_mask(dt_eye_mask), .burst_symbols(dq0_burst));
          g7_data_lane lane1 (.lfsr_symbols(lfsr_symbols), .dt_symbol_offset(dq1_symbol_offset),
                          .dt_symbol_invert(dq1_dt_symbol_invert), .dt_lane_mask(dq1_dt_lane_mask),
                          .dt_eye_mask(dt_eye_mask), .burst_symbols(dq1_burst));
          g7_data_lane lane2 (.lfsr_symbols(lfsr_symbols), .dt_symbol_offset(dq2_symbol_offset),
                          .dt_symbol_invert(dq2_dt_symbol_invert), .dt_lane_mask(dq2_dt_lane_mask),
                         .dt eye_mask(dt_eye_mask), .burst_symbols(dq2_burst));
          g7_data_lane lane3 (.lfsr_symbols(lfsr_symbols), .dt_symbol_offset(dq3_symbol_offset),
                          .dt_symbol_invert(dq3_dt_symbol_invert), .dt_lane_mask(dq3_dt_lane_mask),
                          .dt_eye_mask(dt_eye_mask), .burst_symbols(dq3_burst));
                                                    mark(m_ry_r_mark(m_ry_r_mark(m_ry)<br>
I(lane_masked_symbols[(1+(i*2)):<br>
mbol(burst_symbols[(1+(i*2)):(i*2)<br>
mbol(burst_symbols[(1+(i*2)):(i*2)<br>
mask, input dq0_dt_symbol_inve_mask, input dq1_dt_symbol_inve_mask, input dq2_dt
```
**endmodule** // g7\_data\_group0

## **5.4.1.6 Data Training in NRZ Mode**

In NRZ mode both FIFO data training and LFSR data training modes are supported for DQ[7:0] and DQE. DQ[9:8] signals will remain disabled in a high-z state. Additionally, when MR5 OP10 (DQE\_HZ) is programmed to high-z, the DQE signal will remain in high-z state during data training.

LFSR data training mode is supported in NRZ mode. In NRZ mode when MR23 OP0 (DT\_LFSR) is set to 1<sup>B</sup> to allow data training using the LFSR, the pattern generated and compared is equivalent to the binary representation of a pattern generated in PAM3 mode with equivalent seed, shift, inversion, and mask settings. That is, in NRZ mode each RDTR and WRTR 32-bit burst pattern is equivalent to the 32-bit pattern (16-symbol) generated in PAM3 mode which is PAM3 encoded using the 3b2S encoding as show in *T[ABLE](#page-103-0)  [59](#page-103-0)*. See sections *LFSR DATA T[RAINING](#page-102-0) MODE* and *EXAMPLE LFSR I[MPLEMENTATION](#page-106-0)* for further details.



NOTES:

- 1. FIFO depth is vendor specific. A FIFO depth of 8 shown for illustration purposes.
- 2. NRZ mode shown.



When performing data training in FIFO mode, if the host switches between PAM3 and NRZ mode any content within the DRAM Read FIFO is not guaranteed to be maintained.

# **5.4.2 Read Training**

# **5.4.2.1 Overview**

Read training allows the host to find the data-eye optimal position (symbol training) and burst frame location (frame training) for each high-speed output of the device. Each signal (DQE and DQ[9:0]) can be individually trained during this sequence.

# **For Read Training the following conditions must be satisfied prior to training:**

- DRAM must be in one of the following three states with satisfied condition as stated:
	- o Bank Active
	- o REFab with TR flag set to H
	- o Self-refresh with TR flag set to H
	- o In Self-refresh following an exit from Self-refresh-sleep

## **The following commands are associated with Read Training:**

- LDFF to preload the Read FIFO
- RDTR to read a burst of data directly out of the Read FIFO
- RDTR to read a burst of data directly out of the Read FIFO
- RDTR with LFSR mode enabled to read a burst of data from the LFSR pattern generator.

Neither LDFF nor RDTR access the memory core. No MRS is required to enter Read Training. However, MR23 OP0 (DT\_LFSR) must be set to properly enter the desired data training mode. **HEAD SOLUTE THE CONSERVANCE THE CONSERVANCE A** to read a burst of data from<br>
HTC d to read a burst of data from<br>
HTC more and the sing of the desired d<br> **HEAD SOLUTE A** termal data paths used with<br> **HEAD THEAD THEAD THEAD** 

*F[IGURE](#page-114-0) 38* shows an example of the internal data paths used with LDFF and RDTR. *T[ABLE](#page-100-0) 58* lists AC timing parameters associated with Read Training.

# **5.4.2.1 Overview (cont'd)**



NOTES:

1. FIFO depth is vendor specific. A FIFO depth of 8 shown for illustration purposes.

<span id="page-114-0"></span>2. PAM3 mode shown.



## **5.4.2.2 LDFF Command**

The LDFF command (*F[IGURE](#page-115-0) 39*) is used to securely load data to the device's Read FIFOs via the CA bus. The READ FIFO has a vendor specific depth. For this example, a FIFO depth of 8 will be referenced (32b  $x 8 = 256b$  depth. i.e., 128 symbol depth). The LDFF command enables a unique bit pattern load for every DQ, DQE signal within the channel.

Thirty-two LDFF commands are required to fill one FIFO stage. Each LDFF command loads one burst bit position, and B[4:0] conveyed on CA[2:0] select the burst position from 0 to 31. In PAM3 mode, two LDFF commands are required for every symbol. In PAM3 mode a "10" is an invalid state which has no defined symbol representation and must be avoided.

The data pattern D[10:0] for DQE and DQ[9:0] is conveyed on CA[2:0] as shown in *F[IGURE](#page-115-1) 40*.

LDFF loads the DQE and DQ[9:0] FIFO regardless of being in PAM3 or NRZ mode. It also loads the DQE FIFO regardless of the WRCRC and RDCRC Mode Register bits, and no CRC is calculated.

#### **5.4.2.2 LDFF Command (cont'd)**



#### NOTES:

<span id="page-115-0"></span>1. In NRZ mode, D8 and D9 LDFF commands inputs are a don't care.

#### **Figure 39 — LDFF Command**



#### NOTES:

<span id="page-115-1"></span>1. In NRZ mode, D8 and D9 LDFF commands inputs are a don't care.

#### **Figure 40 — LDFF Command Address to DQE and DQ[9:0] Mapping**

All bursts bit positions (0 to 31) must be loaded. LDFF commands to burst 0 to 30 may be issued in random order. The LDFF command to burst 31 (LDFF31) must be the last of 32 consecutive LDFF commands, as it effectively loads the data into the FIFO and results in a FIFO pointer increment. Consecutive LDFF commands must be spaced by at least tLTLTR.

## **5.4.2.2 LDFF Command (cont'd)**

LDFF pattern may efficiently be replicated to the next FIFO stages by issuing consecutive LDFF commands to burst 31 (with identical data pattern). The data pattern in the scratch memory for LDFF will be available until the first RDTR command.

The DQ/DQE output buffers remain in ODT state during LDFF.

An amount of LDFF commands to burst 31 greater than the FIFO depth is allowed and shall result in a looping of the FIFO's data input.

Only LDFF, ACT, REFab, REFpb, PREab, PREpb, and MRS to MR[26:23, 21:16, 7:5] are allowed between LDFF commands until the total number of LDFF commands to burst 31 is equal to modulo FIFO depth. If this condition is violated the Read FIFO pointers may need to be reset.

<span id="page-116-0"></span>In PAM3 mode, one symbol is represented by two bits of data per DQ. The two bits correspond to the symbol mapping as shown in *T[ABLE](#page-116-0) 64*.

<b>Binary</b>		PAM3					
<b>MSB</b>	<b>LSB</b>	<b>Symbol</b>					
1		<b>INVALID</b>					
$\overline{0}$		0					
$\overline{0}$		-1					
		f a gymhol is involid in DAM2 mode					

**Table 64 — Binary to PAM3 Symbol Mapping**

A "10" binary representation of a symbol is invalid in PAM3 mode. In PAM3 mode, if a "10" is programmed during LDFF command sequences, it will have no predetermined symbol mapping. As such when the hosts issues RDTR command with a "10" symbol loaded into the Read FIFO the DRAM output symbol for that PAM3 symbol position will not be determined.

# **5.4.2.3 RDTR Command**

A RDTR burst is initiated with a RDTR command as shown in *F[IGURE](#page-116-1) 41*. No bank or column addresses are used as the data is read from the internal READ FIFO or LFSR pattern generator, not the array. The length of the burst initiated with a RDTR command is 32bits (sixteen symbols in PAM3 mode). There is no interruption nor truncation of RDTR bursts.



**Figure 41 — RDTR Command**

<span id="page-116-1"></span>A RDTR command may only be issued when a bank is open, or a refresh is in progress with TR flag set to H or in self-refresh with TR flag set to H.

# **5.4.2.3 RDTR Command (cont'd)**

Upon completion of a burst, assuming no other RDTR command has been initiated, all DQs and DQE will drive a value of '1' and the ODT will be enabled at a maximum of tODT\_on time later. The drive value and termination value may be different due to separately defined calibration offsets. If the ODT is disabled, the signals will drive High-Z.

Data from any RDTR burst may be concatenated with data from a subsequent RDTR command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new RDTR command should be issued after the first RDTR command according to the tCCD timing.

During RDTR bursts, the first valid data-out element will be available after the Read latency (RL). RDTR valid data on DQE is issued concurrently with DQ[9:0] as DQERL does not apply.

A WRTR can be issued any time after a RDTR command as long as the bus turnaround time tRTRWR is met.



NOTES:

1. RL = 4 is shown for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.

2. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.

3. No error (+1) for the RDTR command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) PROTOCOL* section for more details.

4. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

#### **Figure 42 — Gapless Read Training Commands**



#### **5.4.2.3 RDTR Command (cont'd)**

NOTES:

- 1. RL = 7, tRTRWR = 9, and WL = 5 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met. If the Write is to a different bank, then an Activate (ACT) command is required to be issued before the Write and tRCDWR must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA, tWCK2DQI and tWCK2DQO = 0 are shown for illustration purposes.
- 4. No error (+1) for the RDTR and WRTR commands are shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) P[ROTOCOL](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings and toggle modes.

#### **Figure 43 — RDTR to WRTR Command**

## **5.4.2.4 FIFO Enabled RDTR**

The total number of LDFF commands to burst 31 plus the total number of WRTR commands modulo FIFO depth must be equal to the total number of RDTR commands modulo FIFO depth. That is, the condition shown in Equation 1 must be satisfied. If this condition is violated the Read FIFO pointers may need to be reset.

An amount of RDTR commands greater than the FIFO depth is allowed and shall result in a looping of the FIFO's data output.

After loading the Read FIFO via LDFF or WRTR commands its contents are invalidated if any commands are issued other than LDFF, RDTR, WRTR, NOP, RCKSTRT, RCKSTOP, REFpb, REFab, RFMpb, RFMab, and MRS to MR[26:23, 21:16, 7:5].

## **5.4.2.5 LFSR Enabled RDTR**

As a response to high data rates and PAM3 signaling of GDDR7 the LFSR data training mode has been introduced. For Read training LFSR data training mode is intended to bring the following intended benefits:

- reduce training error
	- o increase training pattern complexity
	- o lane training pattern decorrelation
- reduce training time
	- o eliminates need to load Read FIFO with data during Read training

The following new key features are introduced to support LFSR Read training:

- three DQ groups with associated independent LFSR pattern generators (one for each group)
- LFSR pattern generators supporting PRBS15 or PRBS11 and lookahead symbol generation
- PAM3 3b2S encoder (PAM3 mode and NRZ)
- eye level masking
- per lane (DQE and DQ[9:0]) pattern symbol shift  $(0, 4, 8, 0r 12$  symbols)
- per lane (DQE and DQ[9:0]) pattern mask and pattern inversion

In contrast to Read training in FIFO mode, Read training in LFSR mode is intended to allow the host to issue RDTR commands without the overhead of preloading the Read FIFO with data patterns. There is no effectiveness in using LDFF commands to preload a data pattern as RDTR with LFSR enabled will generate data patterns sourcing LFSR pattern generators. In contrast to FIFO mode, for data training in LFSR mode WRITE and READ commands are allowed between RDTR commands without needing to re-load LFSR seed values. tern symbol sime (c, 4, 6, 4<br>ttern mask and pattern inve<br>ode, Read training in LFSI<br>rhead of preloading the Re<br>to preload a data pattern as<br>erators. In contrast to FIFC<br>wed between RDTR comm

## **Typical LFSR Enabled Read Training Sequence:**

- issue MRS (MR23 and MR24) commands to set LFSR type (PRBS15 or PRBS11) load LFSR seed values for each LFSR
- issue desired number of RDTR commands

As detailed in the data training common feature section a per DQ LFSR shift, LFSR inversion, and data training masking can be applied. See *DATA TRAINING COMMON F[EATURES](#page-98-0)* section for details.

# **5.4.3 Write Training**

## **5.4.3.1 Overview**

Write training enables the host to train DQE and DQ[9:0] and to independently optimize eye margin for each data lane. The host may independently optimize DQ voltage reference levels for and equalization settings.

## **For Write Training, the following conditions must be satisfied prior to training:**

- DRAM must be in one of the following three states with satisfied condition as stated:
	- o Bank Active
	- o REFab with TR flag set to H
	- o Self-refresh with TR flag set to H
	- o In Self-refresh following an exit from Self-refresh-sleep

## **The following commands are associated with Write Training:**

- WRTR with FIFO mode enabled to write a burst of data directly into the Read FIFO
- WRTR with LFSR mode enabled to write a burst of data for comparison against a pre-configured pattern generator and results stored in a burst error counter
- RDTR to read a burst of data directly out of the Read FIFO
- RDWTEC to read a burst of burst error counter data (corresponding to LFSR training)

Neither WRTR nor RDTR access the memory core. No MRS is required to enter Write Training. However, MRS commands are recommended to ensure LFSR type trainings are properly initialed to synchronize expect data within the DRAM with pattern data issue by the host. Ed to write a burst of data I<br>red in a burst error counter<br>rectly out of the Read FIFC<br>rst error counter data (corre<br>emory core. No MRS is req<br>ensure LFSR type training<br>ern data issue by the host.

*F[IGURE](#page-123-0) 47* shows an example of the internal data paths used with WRTR and RDTR. *F[IGURE](#page-122-0) 45* shows a typical Write training command sequence using WRTR and RDTR. *T[ABLE](#page-100-0) 58* lists AC timing parameters associated with WRITE Training.

## **5.4.3.2 WRTR Command**

A WRTR burst is initiated with a WRTR command as shown in *F[IGURE](#page-121-0) 44*. No bank or column addresses are used as the data is either written to the internal READ FIFO or compared against a LFRS expect pattern (depending on MR setting) and is not written to the array. The length of the burst initiated with a WRTR command is 32bits (sixteen symbols in PAM3 mode). There is no interruption nor truncation of WRTR bursts.



**Figure 44 — WRTR Command**

<span id="page-121-0"></span>A WRTR command may only be issued when a bank is open or a refresh is in progress with TR flag set or in self-refresh with TR flag set to H.

PAM3 operating mode (MR0 OP8) must be enabled to write DQ[9:8] with the WRTR command. In contrast to a normal WRITE, no WRCRC is calculated and checked by the WRTR command, and no WRCRC error can be generated. However, the ERR signals will drive CAPAR error information normally as configured. the enabled to write DQ[9:8]<br>
ulated and checked by the V<br>
gnals will drive CAPAR ern<br>
uta-in element must be ava<br>
vRTR is the same as for W<br>
o other WRTR data is expe<br>
ny additional input data wi<br>
concatenated with data f

During WRTR bursts, the first valid data-in element must be available at the input latch after the Write Latency (WL). The Write Latency for WRTR is the same as for WRITE.

Upon completion of a burst, assuming no other WRTR data is expected on the bus, the DQs and DQE will be driven according to the ODT state. Any additional input data will be ignored.

Data from any WRTR burst may be concatenated with data from a subsequent WRTR command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new WRTR command should be issued after the previous WRTR command according to the tCCD timing.

A RDTR command can be issued any time after a WRTR command if the internal bus turnaround time tWTRTR is met.

## **5.4.3.2 WRTR Command (cont'd)**



#### NOTES:

- 1. RL = 20, tWTRTR = 11, WL = 7 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Write Latency = WL \* tCK4 + tWCK2DQI. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA, tWCK2DQI, tWCK2DQO = 0 are shown for illustration purposes.
- 3. No error (+1) for the RDTR and WRTR commands is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) P[ROTOCOL](#page-245-0)* section for more details.
- 4. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.

<span id="page-122-0"></span>

#### **Figure 45 — WRTR to RDTR Command**

#### NOTES:

- 1. WL = 4 is shown for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 3. No error (+1) for the WRTR command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) PROTOCOL* section for more details.
- 4. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

#### **Figure 46 — Gapless Write Training Commands**

# **5.4.3.2 WRTR Command (cont'd)**



#### NOTES:

- 1. FIFO depth is vendor specific. A FIFO depth of 8 shown for illustration purposes.
- <span id="page-123-0"></span>2. PAM3 mode shown.



## **5.4.3.3 FIFO Enabled WRTR**

The total number of LDFF commands to burst 31 plus the total number of WRTR commands modulo FIFO depth must be equal to the total number of RDTR commands modulo FIFO depth. That is, the condition show in Equation 1 must be satisfied. If this condition is violated the Read FIFO pointers may need to be reset.

An amount of WRTR commands equal to the FIFO depth is required to fully load the FIFO.

An amount of WRTR commands greater than the FIFO depth is allowed and shall result in a looping of the FIFO's data input.

A RDWTEC command is not allowed when MR23 OP0 (DT\_LFSR) is set to  $0<sub>B</sub>$  to allow data training using the FIFO.

After loading the Read FIFO via LDFF or WRTR commands its contents are invalidated if any commands are issued other than LDFF, RDTR, WRTR, NOP, RCKSTRT, RCKSTOP, REFpb, REFab, RFMpb, RFMab, and MRS to MR[26:23, 21:16, 7:5].

# **5.4.3.4 LFSR Enabled WRTR**

Due to the high data rates and PAM3 signaling of GDDR7 a LFSR training method has been introduced for Write to gain the following intended benefits:

- Reduce training error
	- o increase training pattern complexity
	- o lane training pattern decorrelation
- Reduce training time
	- o eliminates need to Read FIFO for captured Write data during Write training

The following new key features are introduced to support LFSR Write training:

- Three DQ groups with associated independent LFSR pattern generators (one for each group)
- LFSR pattern generators supporting PRBS15 or PRBS11 and lookahead symbol generation
- PAM3 3b2S encoder (PAM3 mode and NRZ)
- Eye level masking
- Per lane (DOE and DO[9:0]) 12bit (or dual 6 bit) burst error counter
- Per lane (DQE and DQ[9:0]) pattern symbol shift  $(0, 4, 8, 0r 12$  symbols)
- Per lane (DQE and DQ[9:0]) pattern mask and pattern inversion

In contrast to Write training with FIFO, Write training with LFSR is intended to allow the host to issue any number of WRTR command bursts. There is no concept of filling a FIFO with WRTR command when LFSR type training is enabled. The host may provide any number of WRTR commands as desired. Only a single RDWTEC command is needed to read back error counter results after any desired number of WRTR commands have been issued. In contrast to FIFO mode, for data training in LFSR mode WRITE and READ commands are allowed between WRTR commands without needing to re-load LFSR seed values. Any data which may have been previously loaded into the Read FIFO will no longer be valid for use in RDTR or WRTR commands with FIFO enabled once a RDTR or WRTR command is issued with LFSR enabled; the contents of the FIFO would have been overwritten. that (or dual 6 bit) burst errection<br>titern symbol shift (0, 4, 8,<br>titern mask and pattern invertion<br>Write training with LFSR if<br>there is no concept of fillin

To use LFSR pattern generator with WRTR the DT\_FIFO\_LFSR MR (MR23 OP0) must be set to  $1_B$ . There are three logical DQ groupings. Each groups sources a common LFSR for that group. The groups are split as shown in *F[IGURE](#page-102-1) 33*.

# **5.4.3.4 LFSR Enabled WRTR (cont'd)**

#### **Typical LFSR enabled Write Training Sequence:**

- Reset burst error counter
- Issue MRS commands to set LFSR type (PRBS15 or PRBS11) load LFSR seed values for each LFSR
- Issue desired WRTR commands
- Issue RDWTEC to read burst error count
	- $\circ$  Note if MR23 OP3 (LFSR\_RST\_MODE) is set to  $0_B$ , the burst error count will automatically reset. Otherwise, a MRS must be issue to explicitly clear burst error count if desired.

The Write training shares the same LFSR generators and data path as RDTR with LFSR mode enabled. The same pattern shift, pattern inversion, pattern masking, 3b2S PAM3 encoder, and eye masking MR settings apply to both RDTR and WRTR with LFSR mode enabled.

## **5.4.3.5 Burst Error Counter Overview**

The Burst Error Counter is used only for Write training with LFSR mode enabled. The Burst Error Counter can be configured to one of the following modes via MR23 OP7 (LFSR\_CNT\_MODE):

- Single 12-bit Burst Error Counter mode (Single eye per data lane)
- Dual 6-bit Burst Error Counter mode (Dual eye per data lane)

NOTE: When MR23 OP7 (LFSR\_CNT\_MODE) is programmed to Dual 6-bit Burst Error Counter mode the user must also program MR23 OP[5:4] (DT\_EYE\_MASK) to 0b00 (No data receiver eye masking). No other eye mask setting is valid in Dual 6-bit Burst Error Counter Mode. er mode (Single eye per da<br>mode (Dual eye per data la<br>MODE) is programmed t<br>4] (DT\_EYE\_MASK) to 0<br>5-bit Burst Error Counter M<br>re is a dedicated 12-bit E<br>mber of burst errors which

In 12-bit burst error counter mode there is a dedicated 12-bit Burst Error Counter for each data lane (DQ[9:0] and DQE). The maximum number of burst errors which can be captured is 2^12-1. The Burst Error Counter will saturate after the maximum count value is reached and does not overflow or reset upon subsequent detected errors.

In dual 6-bit Burst Error Counter mode there are two 6-bit Burst Error Counters per data lane. One 6-bit Burst Error Counter dedicated to counting errors from the upper data eye and the other 6-bit Burst Error Counter dedicated to counting errors from the lower data eye. The maximum number of burst errors which can be captured is 2^6-1 for each counter respectively. The Burst Error Counter value will saturate for each counter independently after the maximum count value is reached for that counter. The counter does not overflow or automatically reset upon subsequent detected errors.

The host may configure MR23 OP3 (LFSR\_RST\_MODE) to automatically reset the error counter data after issuing RDWTEC command. Alternatively, LFSR\_RST\_MODE Mode Register can be configured to manually reset the Burst Error Counter. This allows the host to read out the Burst Error Counter values multiple times (issuing multiple RDWTEC commands) before issuing a manual Burst Error Counter reset via MR23 OP2 (LFSR\_CNT\_RESET). If LFSR\_CNT\_MODE (MR23 OP7) is modified, the error counter mode be reset using MR23 OP2 (LFSR\_CNT\_RESET).

The Burst Error Counter performs a symbol-wise data comparison and will only increase its count value by a maximum of one for every WRTR burst (16 symbols) when one or more symbol errors are detected within that WRTR burst. If the WRTR burst contains zero errors, then the counter value does not increase.

## **5.4.3.6 RDWTEC Command**

Burst Error Counter values are read back via RDWTEC command as shown in *F[IGURE](#page-126-0) 48*. The RDWTEC command is only valid when MR23 OP0 (DT\_LFSR) is set to 1<sub>B</sub> to allow data training to occur via LFSR.



**Figure 48 — RDWTEC Command**

<span id="page-126-0"></span>The count values are mapped to  $+1$  and 0 levels in PAM3 mode and  $H/L$  in NRZ mode as shown below.

<b>RDWTEC Command Error Counter Data Encoding</b>									
Error counter binary	Data output symbol value								
value	PAM3	NRZ.							
	$+1(2b11)$	н							
	0(2b01)								

**Table 65 — Burst Error Counter Data Encoding**

The Burst Error counter value is returned on each data lane corresponding to the error counter of that lane. In Single 12-bit Burst Error Counter mode the RDWTEC command returns all 12 bits of the Burst Error Counter value consecutively for each data lane as shown below in *F[IGURE](#page-126-1) 49*. The remainder of the burst is driven to  $a +1$  (PAM3) or H (NRZ) level after the 12 bits of data have been driven. 0 (2b01)<br>
d on each data lane corresp<br>
ode the RDWTEC command<br>
ta lane as shown below in<br>
wel after the 12 bits of data<br>
the RDWTEC command al<br>
first 6 bits represent the Bu

In Dual 6-bit Burst Error Counter mode the RDWTEC command also returns 12 bits consecutively per data lane as shown below in *F[IGURE](#page-126-1) 49*. The first 6 bits represent the Burst Error Counter value associated with the upper data eye, the last 6 bits represents the Burst Error Counter value associated with the lower data eye. The remainder of the burst is driven to  $a +1$  (PAM3) or H (NRZ) level after the 12 bits of data have been driven.



- NOTE 1 Each data lane (DQ[9:0] and DQE) returns a unique error counter value associated with the error count value for that lane.
- NOTE 2 PAM3 mode shown for example. See *R[EAD](#page-180-0)* section for more details such as ODT on/off and RCK for RDWTEC transactions.

#### <span id="page-126-1"></span>**Figure 49 — Burst Error Counter Data Returned using RDWTEC Command in Single 12-bit Burst Error Counter Mode (Left) and Dual 6-bit Burst Error Counter Mode (Right)**

### **5.4.3.6 RDWTEC Command (cont'd)**



#### NOTES:

- 1. RL = 20, tWTRTR = 12, WL = 7 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Write Latency = WL \* tCK4 + tWCK2DQI. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA, tWCK2DQI, tWCK2DQO = 0 are shown for illustration purposes.
- 3. No error (+1) for the WRTR and RDWTEC commands is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) P[ROTOCOL](#page-245-0)* section for more details.
- 4. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.





#### NOTES:

- 1. RL = 4 is shown for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 3. No error (+1) for the RDWTEC command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) PROTOCOL* section for more details.
- 4. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.
- 5. RDCRC is not calculated for the Write Training Burst Error Counter value which is returned to the host upon issuing a RDWTEC command.

#### **Figure 51 — Gapless RDWTEC Commands in LFSR Training Mode**

## <span id="page-128-0"></span>**5.5 Command Address Oscillator (CAOSC)**

As voltage and temperature change on the GDDR7 DRAM, the WCK clock tree delay will shift relative to CA and may require re-training. The WCK-to-CA clock-tree timing is denoted as tWCK2CA. The GDDR7 DRAM includes an internal WCK-to-CA interval oscillator (CAOSC) allowing the controller to measure the amount of change in tWCK2CA timing over a controller determined time interval. Thus, allowing the controller to optionally make appropriate timing adjustments to the CA path and or execute a CA training procedure.

There is a CAOSC associated with each channel and operates fully independent of any channel's operating frequency or state (e.g. bank active, bank idle, sleep, power-down, or self-refresh). Also, no WCK clock is required while the oscillator is counting.

The CAOSC Mode Register (MR23 OP6) and Info Read CAOSC COUNT registers (IRA Address [42:40]) are associated with the oscillator. Setting the CAOSC to 1 will start an internal ring oscillator that counts the number of times a signal propagates through a copy of the WCK-to-CA clock tree. The oscillator is stopped by setting the CAOSC bit back to 0.

The tWCK2CA timing parameter refers to the real WCK-to-CA relative insertion delay timing. tCAOSC refers to the CA oscillator delay which mimics the delay of tWCK2CA over voltage and temperature drift.

- $tWCK2CA = Actual WCK-to-CA clock path$
- $tCAOSC = Interval ring oscillator delay which mimics tWCK2CA timing and VT sensitivity$
- $tCAOSC = tWCK2CA + Matching Error$  (where matching error is intended to ideally be zero)

After started, every time the CAOSC circuitry sees 2 \* tCAOSC, its counter will increase by a value of 1.

The maximum count is  $2^{23}$  - 1, and the longest run time for the oscillator to not overflow the counter can be calculated as follows:

# **Longest Run Time Interval =**  $2^{23}$  $*(2 * tCAOSC(min))$

Changing the operation frequency may also change tWCK2CA and tCAOSC timing. Therefore, controller must re-run CAOSC to measure tCAOSC after a frequency change to maximize the accuracy of measuring tWCK2CA. ing Error (where matching<br>rcuitry sees 2 \* tCAOSC, it<br>longest run time for the os<br>**ime Interval** =  $2^{23}$  \*  $(2 * t$ <br>also change tWCK2CA and<br>C after a frequency change

The use of DCC may change tWCK2CA timing. Any timing impact from DCC will be capture by tCAOSC. The controller must re-run CAOSC to measure tCAOSC after running DCC to maximize the accuracy of measuring tWCK2CA.

The validity of the clock count is indicated by the CAOSC\_COUNT\_VALID bit in the CAOSC\_COUNT Info Read register. The default state of 0 indicates an invalid count. The state is also set to 0 when the oscillator is started. When the oscillator stops, the CAOSC\_COUNT\_VALID bit is set to 1 to indicate a valid count, and the result of the counter is stored in the CAOSC\_COUNT\_VALUE field of the CAOSC\_COUNT Info mode registers. The CAOSC\_COUNT\_VALID bit will remain 0 (invalid) if the counter overflows ( $2^{23}$  or more cycles) or if the oscillator is interrupted by pulling RESET n to LOW. After the oscillator stops the controller may issue Info Read commands to read out the count after tCAOSCO timing is satisfied.

## **CAOSC\_COUNT\_VALUE = Floor(Run Time / (2 \* tCAOSC))**,

not accounting for measurement error terms

There are several key error components contributing to the accuracy of the CAOSC to be reliably used by the host to measure tWCK2CA VT drift behavior. The following CAOSC matching error terms are introduced to define its matching behavior:

- $tCAOSCmatch(V) = Voltage sensitivity matching between tWCK2CA and tCAOSC$
- $tCAOSCmatch(T) = Temperature sensitivity matching between tWCK2CA and tCAOSC$

## **[5.5](#page-128-0) [Command Address Oscillator \(CAOSC\)](#page-128-0) (cont'd)**

Additionally, the system may incur further error from CAOSC granularity error (quantization error). To minimize CAOSC granularity error the controller may adjust the accuracy of the result by running the oscillator for shorter (less accurate) or longer (more accurate) duration. This CAOSC granularity error is determined by the following equation:

## **CA WCK Oscillator Granularity Error = 2 \* tCAOSC Run Time**

Where: Run Time = Total time between the oscillator starting and stopping MRS commands

In addition to granularity error, the difference in delay between tCAOSC and the actual WCK-to-CA clock tree timing across voltage and temperature must be accounted for.

Therefore, the total accuracy of the CAOSC is given by:

## **CAOSC Accuracy = 1 – (Granularity Error + Matching Error Terms)**

The CAOSC matching error term (tCAOSCMatch ) is defined as the delta min and max difference between tWCK2CA and tCAOSC over voltage and temperature. The difference between tWCK2CA and tCAOSC is denoted as tCAOSCoffset. The difference between max(tCAOSCoffset) and min(tCAOSCoffset) is denoted as tCAOSCMatch as shown in the equations below:

## **tCAOSCMatch(V) = max(tCAOSCoffset(V)) - min(tCAOSCoffset(V))**



# **tCAOSCMatch(T) = max(tCAOSCoffset(T)) - min(tCAOSCoffset(T))**

**Figure 52 — CA Oscillator Offset (tCAOSCoffset(V))**

# **5.5 Command Address Oscillator (CAOSC) (cont'd)**





**Table 66 — WCK Oscillator Matching Error Specification**



## **5.5.1 tWCK2CA Offset due to Temperature and Voltage Variation**

As temperature and voltage change on the GDDR7 DRAM, the WCK clock tree will shift and may require retraining. The oscillator is usually used to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The tWCK2CA offset due to temperature and voltage variation specification can be used for instances when the oscillator cannot be used to control the tWCK2CA.





# **5.5.2 CAOSC\_Run and CAOSC\_Count Registers**

The CAOSC Mode Register and CAOSC COUNT Info Read registers are associated with the CA WCK Interval Oscillator in the GDDR7 DRAM.





## **Table 69 — Info Read Data**



### **5.5.2 CAOSC\_Run and CAOSC\_Count Registers (cont'd)**



#### **Table 70 — CAOSC (WCK2CA) Interval Oscillator AC Timing**



NOTE 1 IRA 40 is shown as an example. The host must read out IRA [42:40] to read out the full CAOSC\_COUNT\_VALUE NOTE 2 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *CLOCKING* section for more details.



**Figure 54 — CAOSC Stop to IRD (tCAOSCO)**

NOTE 1 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

#### **Figure 55 — CAOSC Stop to CAOSC Start (tCAOSCINT)**

# **5.6 Duty Cycle Corrector (DCC)**

As GDDR7 SGRAMs do not include a PLL/DLL, the use of an optional Duty Cycle Corrector (DCC) can correct for the duty cycle error of the WCK clocks, resulting in improved timing margins for all WCK-to-DQ related timings. Since the WCK is shared between DQ, RCK, and CA, RCK duty cycle and WCK-to-CA timings can be impacted by the DCC. The DCC can be enabled at any time before the interface data training process. Best results for interface data training cannot be guaranteed unless duty cycle correction has been completed prior to finalizing the relevant training steps. Read, Write and CA related trainings may need to be rerun after running the DCC to maximize timing margins.

DCC operation is controlled by MR8 OP[6:5]. The duty cycle correction is started by setting bit OP5. The DCC must be held in this state for a minimum duration of tDCC. During tDCC, MRS commands may be issued to speed up the training process, however the issuing of commands during tDCC carries the risk of impacting the DCC operation.

After tDCC is met, bit OP6 shall be set to terminate the duty cycle correction and hold the correction code. The DCC may be disabled at any time by resetting bits OP6 and OP5. *T[ABLE](#page-133-0) 71* shows the DCC timing parameter and *T[ABLE](#page-133-1) 72* the control signals.

When in the "hold" state, i.e., MR8 OP[6:5] is set to '11", the DCC correction code will be valid until either the device is taken out of the "hold" state by programming MR8 OP[6:5] to '00' or '01' or a reset of the device. The correction code is valid for all frequencies less than or equal to the WCK frequency at which the DCC correction code was determined. The optimal DCC correction is only guaranteed at the temperature and voltage at which the DCC code was determined.



<span id="page-133-0"></span>

<span id="page-133-1"></span>

#### **Table 72 — DCC Control Signals**

# **6 Operation**

## **6.1 Row And Column Commands**

GDDR7 introduces a new command protocol that allows row and column commands to be issued in parallel, provided the conditions for issuing the command and the respective timings are met. CA[2:0] inputs are associated with row commands, and CA[4:3] inputs are associated with column commands. A few commands are defined across all CA[4:0] inputs. The command truth table also includes restrictions for certain row commands that must be paired with CNOP1 or CNOP2 commands on the column bus. Refer to the *C[OMMAND](#page-135-0) TRUTH TABLE* for details.

The GDDR7 command/address (CA) interface supports CA parity (CAPAR) and CA bus inversion (CABI) as shown in *T[ABLE](#page-134-0) 73*:

- The CABI bit is received on the CA1 input and in subsequent figures shown as part of row commands.
- The CAPAR bit is received on the CA4 input and in subsequent figures shown as part of column commands.

<span id="page-134-0"></span>However, CA parity (CAPAR) and CA bus inversion (CABI) are calculated and checked over all CA[4:0] inputs combined when these features are enabled in the respective Mode Registers.

Table 73 – CABI and CAPAR Bit Positions										
<b>Clock Cycle</b>	CA0	CA1	CA2	CA3	CA4					
		<b>CABI</b>								
		Row Command		Column Command						
2		Address 11-bit	Address 7-bit							
					<b>CAPAR</b>					

**Table 73 — CABI and CAPAR Bit Positions** 

# <span id="page-135-0"></span>**6.2 Command Truth Table**



#### **Table 74 — Truth Table – Commands**

<b>FUNCTION</b>	<b>SYMBOL</b>	<b>WCK Clock</b> <b>Cycle</b>	CA0	CA1	CA2	CA3	$CA4^{10}$	<b>NOTES</b>
		$\boldsymbol{0}$				$\, {\rm H}$	$\, {\rm H}$	
		$\mathbf{1}$				$\mathbf{L}$	$\bf L$	
		$\sqrt{2}$				$\mathbf V$	$\mathbf V$	1, 2
<b>Info Read</b>	<b>IRD</b>	3				$\mathbf V$	<b>CAPAR</b>	
		$\overline{\mathbf{4}}$				OP <sub>5</sub>	OP <sub>6</sub>	
		5						
		6						
		$\overline{7}$						
		$\boldsymbol{0}$						
		$\mathbf{1}$						
		$\boldsymbol{2}$			Valid Row Command(s) $\mathbf{OP4}$ OP3 OP <sub>2</sub> OP1 OP <sub>0</sub> <b>CAPAR</b> H H $\,$ H $\mathbf{L}$ $\mathbf V$ $\mathbf V$ $\mathbf L$ <b>CAPAR</b> 1, 2 $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ $\ensuremath{\mathsf{V}}$ $\mathbf V$ <b>CAPAR</b> $\mathbf V$ $\, {\rm H}$ H $\,$ H $\mathbf{L}$ $\ensuremath{\mathsf{V}}$ $\mathbf V$ $\mathbf H$ <b>CAPAR</b> 1, 2 $\mathbf V$ $\mathbf V$ $\bar{V}$ $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ <b>CAPAR</b> H H H $\mathbf{L}$ $\mathbf V$ $\,$ H <b>CAPAR</b> $\, {\rm H}$ 1, 2 $\mathbf V$ $\mathbf V$			
<b>Read Training</b>	<b>RDTR</b>	3	Valid Row Command(s)					
		$\overline{\mathbf{4}}$						
		5 $\sqrt{6}$						
		$\tau$						
	<b>RDWTEC</b>	$\boldsymbol{0}$	Valid Row Command(s)					
		$\mathbf{1}$						
		$\boldsymbol{2}$ 3						
<b>Read the Write Training</b> <b>Error Counter</b>		$\overline{4}$						
		5 <sup>1</sup>						
		6						
		$\boldsymbol{7}$						
		$\boldsymbol{0}$						
		$\mathbf{1}$						
		$\boldsymbol{2}$		Valid Row Command(s)				
		3						
<b>Write Training</b>	<b>WRTR</b>	$\overline{4}$						
		5				$\mathbf V$	$\ensuremath{\mathsf{V}}$	
		$\epsilon$				$\mathbf V$	$\mathbf V$	
		$\boldsymbol{7}$				$\mathbf V$	<b>CAPAR</b>	
		$\boldsymbol{0}$				$\, {\rm H}$	$\, {\rm H}$	
		$\mathbf{1}$				$\, {\rm H}$	$\mathbf{L}$	
		$\sqrt{2}$				$\mathbf L$	$\mathbf V$	
<b>RCK Start</b>	<b>RCKSTRT</b>	$\mathfrak{Z}$	Valid Row Command			$\mathbf L$	<b>CAPAR</b>	1, 2
		$\overline{\mathbf{4}}$				$\mathbf V$	$\mathbf V$	
		5				$\mathbf V$	$\mathbf V$	
		6				$\mathbf V$	$\mathbf V$	
		$\boldsymbol{7}$				$\mathbf V$	<b>CAPAR</b>	

**Table 74 — Truth Table – Commands (cont'd)**

<b>FUNCTION</b>	<b>SYMBOL</b>	<b>WCK Clock</b> <b>Cycle</b>	CA0	CA1	CA2	CA3	$CA4^{10}$	<b>NOTES</b>
		$\boldsymbol{0}$				H H H $\mathbf{L}$ $\mathbf V$ $\, {\rm H}$ $\mathbf L$ <b>CAPAR</b> $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ $\mathbf V$ <b>CAPAR</b> $\mathbf L$ H BA <sub>2</sub> BA3 BA1 BA0 <b>CAPAR</b> $\, {\rm H}$ V(C6) C <sub>5</sub> C <sub>3</sub> C4 C <sub>2</sub> C1 CO <b>CAPAR</b> H $\mathbf{L}$ BA <sub>2</sub> BA3 BA0 BA1 <b>CAPAR</b> L C <sub>5</sub> V(C6) C <sub>3</sub> C4 C1 C2 <b>CAPAR</b> C <sub>0</sub> $\mathbf L$ H BA3 BA <sub>2</sub> BA1 <b>BA0</b> <b>CAPAR</b> $\, {\rm H}$ C <sub>5</sub> V(C6) C <sub>3</sub> $\mathbf{C4}$ $\rm C2$ C1 $\rm CO$ <b>CAPAR</b> $\, {\rm H}$ $\mathbf L$		
		$\mathbf{1}$						
		$\boldsymbol{2}$						
<b>RCK Stop</b>	<b>RCKSTOP</b>	3		Valid Row Command				
		$\overline{4}$						
		5						
		$\sqrt{6}$						
		$\boldsymbol{7}$						
		$\boldsymbol{0}$						
		$\mathbf{1}$						
		$\sqrt{2}$						
3 Read (Select bank, column, RD and start burst) $\overline{4}$ 5 $\sqrt{6}$ $\boldsymbol{7}$ $\boldsymbol{0}$ $\mathbf{1}$ $\boldsymbol{2}$ 3 <b>RDA</b> <b>Read with Autoprecharge</b> $\overline{4}$ $5\overline{)}$			Valid Row Command(s)					
					1, 2 1, 2, 7 1, 2, 7 1, 2, 7 BA <sub>2</sub> BA3 BA1 BA0 <b>CAPAR</b> $\mathbf{L}$ 1, 2, 7 V(C6) C <sub>5</sub> C <sub>3</sub> C4 $\rm C2$ $\mathop{\rm C}\nolimits1$			
			Valid Row Command(s)					
		$6\,$						
		$\overline{7}$						
		$\boldsymbol{0}$				$\rm CO$ <b>CAPAR</b>		
		$\mathbf{1}$						
		$\overline{c}$						
Write (Select bank, column,		3						
and start burst)	<b>WR</b>	$\overline{\mathbf{4}}$		Valid Row Command(s)				
		5						
		6						
		$\boldsymbol{7}$						
		$\boldsymbol{0}$						
		$\mathbf{1}$						
		$\overline{c}$						
Write with Autoprecharge	<b>WRA</b>	$\mathfrak{Z}$	Valid Row Command(s)					
		$\overline{4}$						
		5						
		$\epsilon$						
		$\tau$						

**Table 74 — Truth Table – Commands (cont'd)**



# **Table 74 — Truth Table – Commands (cont'd)**





NOTE 1  $H = Logic High Level; L = Logic Low Level; V = Valid, signal may be H or L, but not floating.$ 

NOTE 2 Values shown for CA[4:0] are logical values; the physical values are inverted when Command/Address Bus Inversion (CABI) is enabled and  $CABI = L.$ 

NOTE 3 Both encodings perform the same NOP. NOP2 encodings are used when the state of the CA bus is required to be High.

NOTE 4 BA[3:0] provide the bank address, R[(16), (15), (14), 13:0] provide the row address. R14 is only used on 16 Gbit 2 channel mode and 24/32 Gbit 4 channel mode. R15 is only used on the 24/32 Gbit 2 channel mode. R16 is reserved for future use. See *A[DDRESSING](#page-25-0)* section for more details.

NOTE 5 M[5:0] provide the Mode Register address (MRA), OP[11:0] the opcode to be loaded.

NOTE 6 B[4:0] select the burst position, and D[10:0] provide the data.

NOTE 7 BA[3:0] provide the bank address, C[(6), 5:0] provide the column address; no sub-word addressing within a burst of 16 symbols. C6 is reserved for future use. See *A[DDRESSING](#page-25-0)* section for more details.

NOTE 8 BA[3:0] provide the bank address.

NOTE 9 CNOP1 required on the column bus (CA[4:3]).

NOTE 10 CABI (Command Address Bus Inversion) and CAPAR (CA Parity) are calculated on CA[4:0].

NOTE 11 CATX is 16 consecutive WCK cycles of L (n to n+15) on all CA inputs as the internal CK4 alignment is not guaranteed until CSP command issued after exiting CA Training. See the *C[OMMAND](#page-90-0) ADDRESS BUS TRAINING* section for more details.

# **6.3 NOP**

The Row No Operation 1 (RNOP1) command is used to instruct a channel to perform a NOP as row command; this prevents unwanted row commands from being registered during idle or wait states. Operations already in progress are not affected.

The Column No Operation 1 (CNOP1) command is used to instruct a channel to perform a NOP as column command; this prevents unwanted column commands from being registered during idle or wait states. Operations already in progress are not affected.

During certain state transitions, Row No Operation 2 (RNOP2) and Column No Operation 2 (CNOP2) commands are required as pairs instead of RNOP1 and CNOP1. These state transitions include

- Exit from CA bus training;
- Transitions from asynchronous to synchronous operation that require a CSP command;
- Power-Down entry and exit;
- Self Refresh entry and exit;
- Sleep mode entry and exit.

CA parity is evaluated with the RNOP1 and CNOP1 commands when the parity calculation is enabled in MR15 OP0. RNOP2 and CNOP2 commands are defined with all inputs driven High. This encoding meets the condition for (even) CA parity by definition.



**Row No Operation 1 (RNOP1)**



**Column No Operation 1 (CNOP1)**





#### **Row No Operation 2 (RNOP2) Column No Operation 2 (CNOP2)**

NOTE 1 CABI = Command/Address Bus Inversion; CAPAR = CA Parity; V = Valid (H or L but not floating).

NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.



## **6.4 Command Start Point (CSP)**

The Command Start Point (CSP) command is provided to align the DRAM's internal CK4 clock with the 4 U.I. command burst boundary as assumed by the host. The command is required to be issued exactly once in the following state transitions to normal operation (see the *S[IMPLIFIED](#page-46-0) STATE DIAGRAM*):

- Exit from Sleep mode or Self Refresh Sleep mode (SLX), where the DRAM's WCK receiver was disabled and the DRAM's internal CK4 clock had lost its synchronization with the host.
- Exit from CA bus training (CATX) (see *C[OMMAND](#page-90-0) ADDRESS BUS TRAINING*).

Issuing a CSP command in all other cases is illegal and may lead to unspecified operation.

The CSP command encoding (see *F[IGURE](#page-141-0) 57*) is like a combination of RNOP2 and CNOP2 except for the two Low bits on the first U.I. of the command on CA1 and CA3 inputs. RNOP2 and CNOP2 commands are required in the tCSP\_PRE or tCATX period prior to a CSP command, and in the tCSP\_POST period following a CSP command. This makes the two Low bits to stick out of a series of command cycles with all CA inputs constantly driven High.



NOTE 1 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

#### **Figure 57 — Command Start Point Command**

<span id="page-141-0"></span>*F[IGURE](#page-142-0) 58* illustrates how the CSP command will allow the DRAM to align its internal CK4 clock with the host and be able to correctly decode subsequent access commands. Depending on the initial state of the internal CK4 clock there will be 4 cases with the two Low bits sampled either on the first, second, third or fourth U.I. of a CK4 cycle.

In case 1, the rising edge of the internal CK4 clock occurs aligned with the command boundary as assumed by the host. The CSP command will be correctly sampled as **L**HHH which indicates alignment between host and DRAM. No change to the internal CK4 clock is required following the CSP command.

In cases 2, 3, and 4, the rising edge of the internal CK4 clock is shifted by 90°, 180° or 270° with respect to the command boundary as assumed by the host. The CSP command will be sampled as H**L**HH, HH**L**H or HHH**L**, respectively. The DRAM will use this information to correct the phase of the internal CK4 clock during the tCSP\_POST period.

The channel is ready to receive valid commands once the tCSP\_POST timing has elapsed.

CA parity is evaluated with the CSP command when the parity calculation is enabled in MR15 OP0. CA parity calculation may temporarily be suspended in the tCSP\_POST period.

When enabled in MR0 OP0, CA bus inversion is suspended in device states that require a CSP command (e.g., chip reset, Sleep modes, CA bus training), and will be resumed within the tCSP\_POST period following the CSP command. See the *COMMAND ADDRESS BUS I[NVERSION](#page-26-0) (CABI)* section for details on CABI.

# **6.4 Command Start Point (CSP) (cont'd)**



<span id="page-142-0"></span>NOTE 1 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

**Figure 58 — CSP Command Operation**

## **6.5 Mode Register Set (MRS)**

The Mode Register Set (MRS) command is used to load the Mode Registers of the device. M[5:0] select the Mode Register, and OP[11:0] determine the opcode to be loaded. See *MODE R[EGISTERS](#page-54-0)* section for the register definition.



- NOTE 1 M = Mode Register Address; OP = Opcode to be loaded; CABI = Command/Address Bus Inversion.
- NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- NOTE 3 See *MODE R[EGISTERS](#page-54-0)* for the register definition.

#### **Figure 59 — Mode Register Set Command**

The Mode Register Set command can be issued when the device is in bank idle state or in Self Refresh mode, and when all previous Read or Write operations have completed. For Reads, a burst completion is defined as when the last data element including CRC has been transmitted on the data outputs (tRDMRS timing); for Writes, a burst completion is defined as when the last data element has been written to the memory array and the result of the write CRC check has been returned to the host (tWRMRS timing). 59 — Mode Register Set Con<br>be issued when the device<br>Vrite operations have comp<br>ncluding CRC has been tra<br>is defined as when the la:<br>CRC check has been retur

The Mode Register Set command may also be issued in bank active state for specific mode registers that define data interface characteristics or control data training. Refer to the *MODE R[EGISTERS](#page-54-0)* section for a list of mode registers that are supported in bank active state.

The MRS command to non-MRS command delay, tMOD, is required by the device to update the features, and is the minimum time required from an MRS command to a non-MRS command excluding RNOP and CNOP. The MRS command cycle time, tMRD, is required to complete the write operation to the Mode Register, and is the minimum time required between two MRS commands.

The value of tMRD is less than or equal to tMOD, and the vendor's datasheet should be consulted for details.

The actual Mode Register update is initiated with the second CK4 cycle of the MRS command. All relevant timing parameters therefore refer to this second rising CK4 clock edge as shown in subsequent timing diagrams.

CA parity is evaluated with the Mode Register Set command when CA parity has already been enabled in MR15 OP0 prior to this Mode Register Set command. When CA parity is enabled by a Mode Register Set command, the channel requires all subsequent commands including NOP commands to be issued with correct parity until tMOD has expired for the Mode Register Set command that disables CA parity.


### **6.5 Mode Register Set (MRS) (cont'd)**

NOTE 1 A Precharge command as shown in the figure shall not be issued when the channel is in Self Refresh state.

NOTE 2 A.C. = Any row command allowed in bank idle or Self Refresh state.

NOTE 3 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details. Le rigate shart not be issued when<br>bank idle or Self Refresh state.<br>54 cycle for illustration purposes<br>CK4 cycle of the command. See<br>**60** — **Mode Register Set Ti** 

**Figure 60 — Mode Register Set Timings**

## **6.6 Info Read**

GDDR7 SGRAMs Info Read (IRD) command provides access to a variety of information about the device operation and status. The IRD data readout cycle is initiated with the IRD command as shown in *F[IGURE](#page-145-0) 61*, where the OP[6:0] bits select one of 128 Info Register Addresses (IRA), as summarized in *T[ABLE](#page-146-0) 75*, with 32 IRA reserved for vendor specific data.



NOTE 1 OP = Info Read Register Address (IRA); CAPAR = CA Parity; V = Valid (H or L but not floating).

## **Figure 61 — Info Read Command (IRD)**

<span id="page-145-0"></span>The timing of the IRD data return matches that of a normal Read operation; see *F[IGURE](#page-145-1) 62* for an overview of the IRD timing diagram. The DRAM will not send CRC data back to host regardless of whether RDCRC is enabled or not. During IRD readout DQ[9:8] and DQE will drive +1 level in PAM3 mode. In NRZ mode, High-Z State is supported).



- NOTE 1 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- <span id="page-145-1"></span>NOTE 2 The shown RCK is just for illustration, IRD will support the same RCK protocol as in normal read operations, refer to *READ CLOCK [\(RCK\)](#page-170-0)* Section for details.



### **6.6 Info Read (cont'd)**

Each IRD command will drive out 8 bits of data, one bit per DQ in DQ[7:0] in a static High/Low level encoding scheme (+1/-1 in PAM3 mode or H/L in NRZ mode). The data will be available on the DQ[7:0] after the read latency RL, and it will be held for the duration of one read burst BL, i.e., 16 U.I. in PAM3 mode or 32 U.I. in NRZ mode.

<span id="page-146-0"></span>





### **Table 75 — Info Read Data (cont'd)**

### **6.6 Info Read (cont'd)**

The IRD command is allowed provided that the following conditions are met:

- Bank idle state.
- Bank active state when timing conditions in *T[ABLE](#page-148-0) 76* are met.
- Refresh All-Bank when the TR bit is set with the REFab command and the timing conditions in *T[ABLE](#page-148-0) 76* are met.
- Self Refresh mode when the TR bit is set with the SRE command. Please refer to the *SELF R[EFRESH](#page-212-0)* section for details.

<span id="page-148-0"></span>

### **Table 76 — Info Read Timings<sup>1</sup>**

NOTE 1 This table summarizes the labels for the command-to-command delays related to Info Read, for the specific values please check the *—* [AC Timings](#page-293-0) section.

NOTE 2 The tIRD2IRDSA delay for back-to-back IRD commands to the same Info Register Address (IRA), permits to keep the data steady at the output for longer than a burst. Back-to-back IRD commands to the same Info Register Address (IRA) are only supported for IRAs 0 to 7 and 32 to 39.

NOTE 3 This delay applies when RCKMODE is set to Start with RCKSTRT command (MR9 OP[1:0]=10B).

NOTE 4 This delay applies when RCKMODE is set to Start with Read (i.e., IRD) command (MR9 OP[1:0]=01B).

Info Read operation can be carried out during normal device operation with a limited impact in performance. *F[IGURE](#page-149-1) 63* shows that the minimum delay between two consecutive reads with an IRD readout in between is tRD2IRD + tIRD2IRD.

## JEDEC Standard No. 239.01

Page 132





**Figure 63 — Example of Info Read Operation Between Consecutive Reads**

<span id="page-149-1"></span>*F[IGURE](#page-149-2) 64* shows that the minimum delay between two consecutive writes with an IRD in between is tWRRTR + tRTRWR.

<span id="page-149-0"></span>



<span id="page-149-2"></span>

<b>DQs</b>	<b>Field</b>	<b>Description</b>
[7:4]	<b>Revision ID</b>	The device revision ID is a vendor specific assignation $0000_B$ 0001 <sub>B</sub> $\cdots$ $1111_B$
$[3:0]$	Manufacturer ID	Manufacturer's Vendor Code and Manufacturer's Name $0001_B -$ Samsung $0110_B - SK$ Hynix $1111_B -$ Micron All other values are reserved.

**Table 77 — Info Register Address 0 – Vendor ID1**

# <span id="page-150-0"></span>**6.6 Info Read (cont'd)**

<span id="page-150-1"></span>

## **Table 78 — Info Register Address 1 – Vendor ID2**

### **Table 79 — Info Register Address 2 – Vendor ID3**



### <span id="page-151-0"></span>**6.6 Info Read (cont'd)**



### **Table 80 — Info Register Address 3 – Vendor ID4**

## **6.6.1 Temperature Sensor Readout**

<span id="page-151-1"></span>The GDDR7 SGRAM features a temperature sensor with digital readout function. This function allows the controller to monitor the die's junction temperature and use this information to confirm that the device is operated within the specified temperature range or to adjust interface timings relative to temperature changes over time. Example 18 and the sensor with digital re<br>temperature and use this in<br>ture range or to adjust int<br>y enabled. The temperature

The temperature sensor is permanently enabled. The temperature readout uses the DRAM Info Read feature. The temperature is internally sampled with the IRD command to Info Register Address 16 and the corresponding digital value will be driven out on the DQ[7:0] after RL. The device's junction temperature is linearly encoded as shown in *T[ABLE](#page-151-2) 81*. The sensor's accuracy is vendor specific.



<span id="page-151-2"></span>

### <span id="page-152-0"></span>**6.6.2 Maximum Temperature Log**

The IRA17 logs the maximum temperature value as measured by the internal temperature sensor. The default value at device initialization, after device reset or after each Info Read to Info Register Address 17 readout operation is 0 decimal (-40°C). The stored value is compared at regular intervals with an internal readout of the temperature sensor, and it is updated if the last readout value is bigger than the stored one. The output is encoded in the same way as described for the Temperature Sensor readout in IRA16, please see *T[ABLE](#page-151-2) 81* for details.

#### **Table 82 — Info Register Address 17 – Maximum Temperature Log**

<span id="page-152-1"></span>

### **6.6.3 hPPR Resources**

IRA25 and 26 indicate the availability of a hPPR resource in each of the 16 banks. Refer to the *H[ARD](#page-263-0) POST P[ACKAGE](#page-263-0) REPAIR (HPPR)* section for details on how to use these IRAs.

### **Table 83 — Info Register Addresses 25 and 26 – hPPR Resources**

<span id="page-152-2"></span>

## **6.6.4 Serial ID**

The Info Registers Addresses 32 to 39 provide up to 64 bits for a device serial identification code. The contents, format and length of the Serial ID code is vendor specific, but all the 8 Info Registers Addresses must provide valid data output. The 8 IRA can be read in any order.

### **Table 84 — Info Register Addresses 32 to 39 – Serial ID**



## **6.7 Row Activation**

Before any Read or Write command can be issued to a bank, a row in that bank must be opened (activated). This is accomplished by the Activate command (see *F[IGURE](#page-153-0) 65*): BA[3:0] select the bank, and R[16:0], R[15:0], R[14:0] or R[13:0], depending on the channel density, select the row to be activated. Once a row is open, a Read or Write command could be issued to that row, subject to the tRCD specification.

A subsequent Activate command to another row in the same bank can only be issued after the previous row has been closed (precharged). The minimum time interval between two successive Activate commands on the same bank is defined by tRC. A minimum time, tRAS, must have elapsed between opening and closing a row.

A subsequent Activate command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row access overhead. The minimum time interval between two successive Activate commands on different banks is defined by tRRD. *F[IGURE](#page-154-0) 66* illustrates the tRCD and tRRD definition.

The actual row activation is initiated with the second CK4 cycle of the Activate command. All relevant timing parameters therefore refer to this second rising CK4 clock edge as shown in subsequent timing diagrams.

The row remains active until a Precharge command (or Read or Write command with Auto Precharge) is issued to the bank.

CA parity is evaluated with the Activate command when the parity calculation is enabled in MR15 OP0.



- NOTE 1 BA = Bank Address; R = Row Address; CABI = Command/Address Bus Inversion; V = Valid (H or L but not floating).
- NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- <span id="page-153-0"></span>NOTE 3 R15 and R14 are either valid row address bits or Don't Care ("V"), depending on channel density. R16 is a placeholder and not yet allocated for any density. Refer to the *A[DDRESSING](#page-25-0)* table for the specific row address range.

## **Figure 65 — Activate Command**



### **6.7 Row Activation (cont'd)**

<span id="page-154-0"></span>NOTE 1 tRCD is tRCDRD or tRCDWR depending on command. In case of a Write command, the tWR timing must be met as well before closing the bank.

**Figure 66 — Row Activation Command Cycle**

## **6.7.1 Additional Requirements Concerning a Non-Existing Row Address Range**

The row address range with the MSB and MSB-1 row address bits both as 1 does not exist for channel densities of 6 Gb, 12 Gb, and 24 Gb, and ACT commands with row addresses to that address range are illegal. However, ACT commands that accidently address a row in this illegal row address range shall follow all timing and protocol rules as though the ACT were valid.

Any RD or RDA command following an ACT command to the invalid row address range shall drive the RCK with normal timing but shall not output data on the DQs that can be used to learn about data stored in cells in any bank with valid row addresses. DQ data that coincidentally matches cell array data is The row address range with the MSB and MSB-1 row address bits both as 1 does not exist for channel densities of 6 Gb, 12 Gb, and 24 Gb, and ACT commands with row addresses to that address range are illegal. However, ACT co data from a previous Read or previous Activate is not permissible.

Any WR or WRA command following an ACT to the invalid row address range shall not result in new data being written anywhere within the device.

The device will operate normally for Reads and Writes to banks which have pages open for valid rows.

## **6.8 Write**

Write bursts are initiated with a Write command as shown in *F[IGURE](#page-155-0) 67*. The bank and column addresses are provided with the Write command and auto precharge is either enabled or disabled for that access with the AP bit (CA3-3). If auto precharge is enabled, the row being accessed is precharged after tWR(min) has been met or after the number of CK4 cycles programmed in the WR field of MR4 OP[6:0], depending on the implementation choice per DRAM vendor.

The length of the burst initiated with a Write command is sixteen symbols in PAM3 mode and thirty-two bits if in NRZ mode and the column address is unique for this burst of sixteen or thirty-two. There is no interruption nor truncation of Write bursts.



NOTES:

- 1) BA = Bank address; C = Column Address; CAPAR = CA Parity,  $V =$  Valid (H or L but not floating). AP = Auto Precharge, EN AP = Enable Auto Precharge, DIS AP = Disable Auto Precharge
- 2) WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA. ress; CAPAR = CA Parity,  $V = W$ <br>harge, DIS AP = Disable Auto P:<br>X2CA = 0) for illustration purpo<br>**HUAWEI**<br>**HUAWEI**<br>**HUAWEI**<br>**HUAWEI**<br>**HUAWEI**<br>**HUAWEI**<br>**HUAWEI**



<span id="page-155-0"></span>Write timings are shown for PAM3 and NRZ modes in *FIGURE 68*. During Write bursts, the first valid data-in element must be available at the input latch after the Write Latency (WL).

The Write Latency is defined as

## **WL (MR2 OP[4:0]) \* tCK4 + tWCK2DQI**

when CAPARBLK OFF (MR15 OP1 = 0) or CAPARBLK ON (MR15 OP1 = 1) and implicit CAPARBLK latency.

The Write Latency is defined as

## **WL (MR2 OP[4:0]) \* tCK4 + CAPARBLK\_LAT (MR15 OP[5:3]) \* tCK4 + tWCK2DQI**

when CAPARBLK ON (MR15 OP1 = 1) and explicit CAPARBLK latency.

Where WL is the number of CK4 cycles programed in MR2 OP[3:0], CAPARBLK\_LAT is the number of CK4 cycles programmed in MR15 OP[5:3] and tWCK2DQI is the WCK to DQ/DQE offset as measured at the DRAM balls to ensure concurrent arrival at the latch. The total delay is relative to the data eye center averaged over DQ/DQE. The maximum skew within a DQ/DQE is defined by tDQ2DQI.

GDDR7 devices support either implicit (IRA3 DQ[3:2] =  $11<sub>B</sub>$ ); or explicit (IRA3 DQ[3:2] =  $10<sub>B</sub>$ ); or both implicit and explicit CAPARBLK\_LAT (IRA3 DQ[3:2] =  $00<sub>B</sub>$ ). If the DRAM supports both, the host has the flexibility to program the CAPARBLK\_LAT control register (MR15 OP6) to support either implicit or explicit. Refer to the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0) PROTOCOL* section for more details and vendor datasheets to see which method is supported.

## **6.8 Write (cont'd)**

The data input valid window, tDIVW, defines the time region when input data must be valid for reliable data capture at the receiver for any one worst-case channel. It accounts for jitter between data and WCK at the latching point introduced in the path between the DRAM pads and the latching point. Any additional jitter introduced into the source signals (i.e., within the system before the DRAM pad) must be accounted for in the final timing budget. tDIVW is for DRAM design only and valid on the silicon die. It is not intended to be measured. In general, tDIVW is smaller than tDIPW.

The data input pulse width, tDIPW, defines the minimum positive or negative input pulse width for any one worst-case channel required for proper propagation of an external signal to the receiver. tDIPW is for DRAM design only and valid on the silicon die. It is not intended to be measured. In general, tDIPW is larger than tDIVW.

Upon completion of a burst, assuming no other Write data is expected on the bus the DQ and DQE signals will be driven according to the ODT state. Any additional input data will be ignored. Data for any Write burst may not be truncated with a subsequent Write command.

Data from any Write burst may be concatenated with data from a subsequent Write command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new Write command should be issued after the previous Write command according to the tCCD or tCCDSB timing. If that Write command is to another bank, then an Activate command must precede the Write command and tRCDWR also must be met.

A Read can be issued any time after a Write command if the internal turnaround time tWTR is met. If that Read command is to another bank, then an Activate command must precede the Read command and tRCDRD also must be met. WR also must be met.<br>Vrite command if the interm<br>en an Activate command<br>WR has been met. After<br>sued until tRP is met.<br>a bank is open after tWR2N<br>section for details on what

A Precharge can also be issued after tWR has been met. After the Precharge command, a subsequent command to the same bank cannot be issued until tRP is met.

A MRS command can be issued while a bank is open after tWR2MRS to program some registers. See the *MODE R[EGISTER](#page-143-0) SET (MRS)* command section for details on what registers are allowed to be programmed while a bank is active.

*F[IGURE](#page-159-0) 69* through *F[IGURE](#page-166-0) 76* illustrate Write operations in PAM3 mode including:

Figure 69 — [Single PAM3 Write with WRCRC and CA Parity Enabled](#page-159-0)

Figure 70 — [Single PAM3 Write with WRCRC Disabled](#page-160-0)

Figure  $71$  — [Gapless PAM3 Writes, Different Banks \(tCCD = 2\)](#page-161-0)

Figure 72 — [Non-Gapless PAM3 Writes, Different Banks \(tCCD = 3\)](#page-162-0)

Figure  $73$  — [Non-Gapless PAM3 Writes, Same Bank \(tCCDSB = 4\)](#page-163-0)

Figure 74 — [Write to Precharge \(PAM3 Mode\)](#page-164-0)

Figure 75 — [Write to Read \(PAM3 Mode\)](#page-165-0)

Figure 76 — [Write to MRS \(PAM3 Mode\)](#page-166-0)

JEDEC Standard No. 239.01

Page 140

## **6.8 Write (cont'd)**

*F[IGURE](#page-167-0) 77* through *F[IGURE](#page-169-0) 79* illustrate Write operations in NRZ mode including:

Figure 77 — [Single NRZ Write with WRCRC and CA Parity Enabled](#page-167-0)

Figure 78 — [Gapless NRZ Writes \(tCCD = 4\)](#page-168-0)

Figure 79 — [Single NRZ Write with DQE Disabled \(RDCRC, WRCRC, Severity,](#page-169-0) and Poison [Disabled\)](#page-169-0)

See the *DATA I[NTEGRITY](#page-226-0)* Section for details on Command Address Parity, WRCRC, Poison, Severity, and ERR signaling.

**HUAWEI** 

#### **6.8 Write (cont'd)**



#### NOTES:

- 1. WL is the Write latency programmed in Mode Register MR2.
- 2. tWCK2DQI parameter values are positive numbers and could be less than 1 nCK4 as illustrated or more than 1 nCK4 depending on design implementation, and can vary across PVT. Data training is required to determine the actual tWCK2DQI value for stable Write operation.
- <span id="page-158-0"></span>3. tDQ2DQI defines the minimum to maximum variation of tWCK2DQI within DQ/DQE.

#### **Figure 68 — Write Lane Timings**

## **6.8 Write (cont'd)**



#### NOTES:

- 1. WL = 9 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T23, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. At T24, the ERR output has +1 (no error), 0 (WRCRC error), or -1 (CA Parity error) as possible outcomes. All outcomes shown for illustration purposes. CA parity will be signaled if both a CA parity and a WRCRC occur in the same cycle.
- 7. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 14 nCK4 digital and 0 ns analog output delay.
- <span id="page-159-0"></span>8. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

#### **Figure 69 — Single PAM3 Write with WRCRC and CA Parity Enabled**

### **6.8 Write (cont'd)**



#### NOTES:

- 1. WL = 9 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T14, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- <span id="page-160-0"></span>6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

#### **Figure 70 — Single PAM3 Write with WRCRC Disabled**



### **6.8 Write (cont'd)**

#### NOTES:

- 1. WL = 4 is shown for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS*  sections.
- 2. An Activate (ACT) command is required to be issued before the Write commands and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T8 and T10, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *C[OMMAND](#page-245-0) ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. At T9 and T11, the ERR output has +1 (no error), 0 (WRCRC error) or -1 (CA Parity error) as possible outcomes. All outcomes shown for illustration purposes. CA parity will be signaled if both a CA parity and a WRCRC occur in the same cycle.
- 7. Gapless Writes must be to different banks as  $tCCD = 2 < tCCDSB$ .
- 8. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 4 nCK4 digital and 0 ns analog output delay.
- <span id="page-161-0"></span>9. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

## **Figure 71 — Gapless PAM3 Writes, Different Banks (tCCD = 2)**



### **6.8 Write (cont'd)**

#### NOTES:

- 1. WL = 4, tCCD = 3 and tRCDWR = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the first Write command and tRCDWR must be met. Nongapless Writes with  $tCCD = 3$  must be to different banks as  $tCCD < tCCDSB$ .
- 3. Write Latency = WL  $*$  tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T7, T9 and T10, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *C[OMMAND](#page-245-0) ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. At T8 and T11, the ERR output has +1 (no error), 0 (WRCRC error) or -1 (CA Parity error) as possible outcomes. All outcomes shown for illustration purposes. CA parity will be signaled if both a CA parity and a WRCRC occur in the same cycle.
- 7. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.
- <span id="page-162-0"></span>8. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

**Figure 72 — Non-Gapless PAM3 Writes, Different Banks (tCCD = 3)**



### **6.8 Write (cont'd)**

#### NOTES:

- 1. WL = 3 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the first Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T8, T10 and T11, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *C[OMMAND](#page-245-0) ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. At T9, the ERR output has +1 (no error), 0 (WRCRC error) or -1 (CA Parity error) as possible outcomes. All outcomes shown for illustration purposes. CA parity is signaled if both a CA parity and a WRCRC occur in the same cycle.
- 7. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 4 nCK4 digital and 0 ns analog output delay.
- <span id="page-163-0"></span>8. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.

### **Figure 73 — Non-Gapless PAM3 Writes, Same Bank (tCCDSB = 4)**



# **6.8 Write (cont'd)**

#### NOTES:

- 1. WL= 6 and WR = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections. or illustration purposes. Actual su<br>
e issued before the Write comma<br>
WCK2CA and tWCK2DQI = 0 a<br>
tching point meet the data valid<br>
— **Write to Precharge (PA**
- 2. An Activate (ACT) command is required to be issued before the Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- <span id="page-164-0"></span>4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.

**Figure 74 — Write to Precharge (PAM3 Mode)**



### **6.8 Write (cont'd)**

#### NOTES:

- 1.  $RL = 20$ , tWTR = 3, WL = 6, DQERL = 2 are shown as examples for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read and Write commands and tRCDRD and tRCDWR respectively, must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA, tWCK2DQI,  $tWCK2DQO = 0$  are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T7 and T8 thru T17, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Read and Write commands is shown for illustration purposes. See the *C[OMMAND](#page-245-0)  ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 3 nCK4 digital and 0 ns analog output delay.
- 7. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-165-0"></span>8. Write and Read commands are 2 cycle commands but shown with time breaks for illustration purposes.

### **Figure 75 — Write to Read (PAM3 Mode)**



## **6.8 Write (cont'd)**

#### NOTES:

- 1. WL = 4 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. tWR2MRS = tWR2MRS(min) = 6 is shown as example for illustration purposes. tWR2MRS(min) = WL + BL/8.
- 3. A MRS command while a bank is active is only legal to certain MR. See the *MODE R[EGISTERS](#page-54-0)* section for details.
- 3. An Activate (ACT) command is required to be issued before the first Write command and tRCDWR must be met.
- 4. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- <span id="page-166-0"></span>5. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.

**Figure 76 — Write to MRS (PAM3 Mode)**

## **6.8 Write (cont'd)**



#### NOTES:

- 1. WL = 6 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. At T0 thru T11, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Write command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. At T12, the ERR output has +1 (no error), 0 (WRCRC error) or -1 (CA Parity error) as possible outcomes. All outcomes shown for illustration purposes. CA parity will be signaled if both a CA parity and a WRCRC occur in the same cycle.
- 7. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQ[9:8] are turned off on the GDDR7 device.
- 8. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, WRCRC2ERR is shown with 5 nCK4 digital and 0 ns analog output delay.
- 9. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 10. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQE bit positions [7:2] = 6'b111111.
- <span id="page-167-0"></span>11. When the PAM3 register (MR0 OP8) is set to NRZ mode, the CRC is PAM3 coded and the binary representation is transmitted on the DQE signal at bit positions [19:8] for crc\_even and bit positions [31:20] for crc\_odd.

### **Figure 77 — Single NRZ Write with WRCRC and CA Parity Enabled**

## **6.8 Write (cont'd)**



#### NOTES:

- 1. WL = 6 and tCCD = 4 are shown as an example for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the first Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQ[9:8] are turned off on the GDDR7 device.
- 6. Gapless Writes in NRZ mode could be to any bank as  $tCCD = tCCDSB = 4$ .
- 7. Write commands are 2-cycle commands but are shown with time breaks for illustration purposes.
- 8. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQE bit positions [7:2] = 6'b111111.
- <span id="page-168-0"></span>9. When the PAM3 register (MR0 OP8) is set to NRZ mode, the CRC is PAM coded and the binary representation is transmitted on the DQE signal at bit positions [19:8] for crc\_even and bit positions [31:20] for crc\_odd.

#### **Figure 78** — Gapless NRZ Writes  $(tCCD = 4)$

### **6.8 Write (cont'd)**



#### NOTES:

- 1. WL = 6 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Write command and tRCDWR must be met.
- 3. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA and tWCK2DQI = 0 are shown for illustration purposes.
- 4. For Write operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the balls.
- 5. DQE is disabled using MR5 OP10 (DQE\_HZ). DQE can be turned off when RDCRC (MR0 OP3), WRCRC (MR0 OP4), Severity (MR0 OP9) and Poison (MR0 OP10) are disabled in the Mode Registers. If the host still requires Severity, MR5 OP9 (SEV2ERR) enables the host to receive severity information on the ERR signal.
- 6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.

#### <span id="page-169-0"></span>**Figure 79 — Single NRZ Write with DQE Disabled (RDCRC, WRCRC, Severity, and Poison Disabled)**

## <span id="page-170-0"></span>**6.9 Read Clock (RCK)**

GDDR7 SGRAMs provide a Read Clock signal (RCK) per channel, on the RCK\_t and RCK\_c signals. The RCK drives out a clock pattern in phase (edge aligned) with the DQs, that can be used by the host to latch read data. The RCK can be set to operate as a differential or as a single ended signal, as selected by the RCK\_TYPE bit in MR9 OP2. When configured as single ended, only the RCK\_t signal toggles while the RCK\_c is kept High-Z.

The RCK signals toggle between high and low levels; in PAM3 mode it can be configured to full swing or half swing by setting the RCKLEVEL bit in MR9 OP3 to  $0_B$  or  $1_B$ , respectively. In NRZ mode MR9 OP3 is ignored and the RCK always toggles H/L full swing.

When RCK is disabled both RCK signals are set to High-Z. RCK can be enabled or disabled by setting the RCKMODE bits in MR9 OP[1:0] to one of the following values:

- MR9 OP $[1:0] = 00_B$ : RCK Disabled (default).
- MR9 OP $[1:0] = 11_B$ : RCK Always On. RCK toggles at WCK rate as a free running clock.
- RCK start/stop: There are two RCK start/stop modes, that differ in the command that starts the RCK, as described in the RCK start/stop modes section below.

It is not allowed to switch directly between different active RCK modes. Instead, the host must first change to RCK Disable mode and wait for tMOD prior switching to a different RCK mode.

Once RCK always on mode is enabled, host is not allowed to change MR9 OP[11:2], MR12 OP[11:10] fields until RCK mode is disabled. If RCK start mode with Read (MR9 OP $[1:0]=01_B$ ) is selected and RCK starts toggle starts with Read (RD, RDA, IRD, RDTR or RDWTEC) command, host must issue RCKSTOP command to GDDR7 SGRAM and wait tRCKSTOP2MR9\_12 to change any setting in MR9 or MR12. If RCK start/stop mode with RCKSTRT command (MR9 OP[1:0  $]=10<sub>B</sub>$ ) is selected and RCK starts toggle starts with RCKSTART command, host must issue RCKSTOP command to GDDR7 SGRAM and wait tRCKLSTOP2MR9\_12 to change any settings in MR9 or MR12. host is not allowed to change the CK start mode with Read (NR), RDTR or RDWTEC transference to the command (MR9 OP[1:0 ]<sup>-1</sup> thust issue RCKSTOP command map or MR12.

## **6.9.1 RCK Always On**

RCK can be configured to Always On by setting RCKMODE in MR9 OP $[1:0]$  to  $11<sub>B</sub>$ . When set, the RCK signals will asynchronously transition within tMOD from High-Z to start toggling at WCK rate, as shown in *F[IGURE](#page-171-0) 80*. RCK will keep toggling until one of the following events occurs:

- The host changes from RCK Always On to RCK Disabled: RCK will transition asynchronously from toggling to High-Z before tMOD expires.
- The channel enters sleep mode: the RCK signals will transition asynchronously from toggling to High-Z within tCPDED time after the SLE or SRSE commands are issued. The RCK will automatically resume toggling upon Sleep Exit, during tRCK\_AON\_SLX.
- Channel enters CA training: the RCK will transition asynchronously from toggling at WCK rate to toggling at CK4 rate during tCATE. Upon CA training exit RCK will asynchronously resume toggling at WCK rate during tRCK\_AON\_CATX.
- When CAPARBLK is enabled (MR15\_OP1=1 $_B$ ) and GDDR7 DRAM is in RCK always on mode (MR9 OP[1:0]=11<sub>B</sub>), GDDR7 DRAM RCK will continue to toggle at WCK rate until tCAPAR\_UNLOCK expires if CA parity error occurs. During tCATE2RCK, the GDDR7 DRAM RCK toggling will asynchronously transition from WCK rate to CK4 rate. The asynchronous transition may include stopping the RCK. First nCK4 pulse may be incomplete. The toggling will resume automatically upon CA training exit during tRCK\_AON\_CATX as described above.



- NOTE 1 After the MRS command that switches from/to RCK Always On and RCK Disabled, RCK starts/stops toggling asynchronously at an undefined time during tMOD. There could be incomplete pulses during the enable and disable transitions.
- <span id="page-171-0"></span>NOTE 2 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

**Figure 80 — RCK Always On Enable/Disable Timings**

### **6.9.2 RCK Start/Stop Modes**

The average operating power can be reduced if RCK is enabled only during the periods when it is needed. GDDR7 SGRAMs provide RCK modes that allow to synchronously control the RCK start/stop toggling.

There are two different RCK start/stop modes that differ in the command that triggers the start of RCK:

- RCKMODE with MR9 OP[1:0] =  $10_B$ : RCK starts only with the RCKSTRT command; Read commands do not trigger RCK, the host needs to take care to set the RCK to toggle by timely issuing an RCKSTRT command.
- RCKMODE with MR9 OP[1:0] =  $01_B$ : RCK starts triggered by any Read command (RD, RDA, IRD, RDTR, RDWTEC), RCKSTRT is not allowed in this mode.

In both modes, an RCKSTOP command is required to synchronously stop the RCK and set the RCK signals back to High-Z. Please check *F[IGURE](#page-172-0) 81* for the RCKSTRT and RCKSTOP commands encoding. The RCK must be properly stopped before changing RCKMODE and before entering any Sleep modes or CA training mode ( SLE, SRSE or CATE commands). In a CA Parity Block event, if RCK is toggling it will continue to toggle at WCK rate until tCAPAR\_UNLOCK expires. During tCATE2RCK, the GDDR7 DRAM RCK toggling will asynchronously transition from WCK rate to CK4 rate. The asynchronous transition may include stopping the RCK. First nCK4 pulse may be incomplete. The RCK may also stop during tCAPAR\_UNLOCK if the Valid command before the tCAPAR\_UNKNOWN is a RCKSTOP command. In this case the RCK will stop and transition to High-Z per the RCKSTOP procedure as outlined in the *READ CLOCK [\(RCK\)](#page-170-0)* section before transitioning to CK4 rate no later than tCATE2RCK. The RCK signals will remain High-Z after tCATX until the host issues an RCK start command.



NOTE 1 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

**Figure 81 — RCKSTRT and RCKSTOP Commands**

<span id="page-172-0"></span>A time tMOD after the RCKMODE (MR9 OP[1:0]) bits are set to one of the RCK start/stop modes, the host can synchronously start the RCK with the proper RCK start command. RCKSTRT and RCKSTOP commands are allowed in bank active, bank idle, SRF with  $TR = H$  and REFab with  $TR = H$ . RCKSTRT and RCKSTOP commands are illegal in RCK Always On and RCK Disabled Modes.

## **6.9 Read Clock (RCK) (cont'd)**

### **RCK Start/Stop Preambles, Postambles and Timings**

In both RCK Start/Stop modes, RCK is started with a staggered sequence of preambles that ends up with the RCK toggling at WCK rate. The duration of the pre- and post- ambles are programmable via RCKEN, RCK\_LS and RCKSTOP\_LAT in MR9, please refer to the *MODE R[EGISTERS](#page-54-0)* section for details on the allowed ranges and values.

*F[IGURE](#page-174-0) 82* shows how RCK starts and stops toggling and the different timings and latencies involved:

1. RCKEN, MR9 OP[7:3]: the programmable synchronous RCK Enable latency involves an initial asynchronous preamble that allows to transition from High-Z to Static levels. The value programmed in the RCKEN register may depend on whether CAPARBLK is enabled or disabled (MR15 OP1).

RCK Enable latency is defined as

### **RCKEN (MR9 OP[7:3])**

when CAPARBLK OFF (MR15 OP1 = 0) or CAPARBLK ON (MR15 OP1 = 1) and implicit CAPARBLK latency.

RCK Enable latency is defined as

## **RCKEN (MR9 OP[7:3]) + CAPARBLK\_LAT (MR15 OP[5:3])**

when CAPARBLK ON (MR15 OP1 = 1) and explicit CAPARBLK latency.

GDDR7 devices support either implicit (IRA3 DQ[3:2] =  $11<sub>B</sub>$ ); or explicit (IRA3 DQ[3:2] =  $10<sub>B</sub>$ ); or both implicit and explicit CAPARBLK\_LAT (IRA3 DO[3:2] =  $00<sub>B</sub>$ ). If the DRAM supports both, the host has the flexibility to program the CAPARBLK\_LAT control register (MR15 OP6) to support either implicit or explicit. Refer to the *CAPAR WITH C[OMMAND](#page-250-0) BLOCKING [\(CAPARBLK\)](#page-250-0)* section for more details and vendor datasheets to see which method is supported. as<br> **MR9 OP[7:3]) + CAPAR**<br>
OP1 = 1) and explicit CAF<br>
implicit (IRA3 DQ[3:2] = 1<br>
PARRI K LAT (IRA3 DC

The duration of this RCK2LZ preamble is defined as tRCK2LZ =  $MAX(x \text{ ns}, y \text{ nCK4})$  and there is no minimum tRCK2LZ specified. After tRCK2LZ, RCK t and RCK c drive low and high levels, respectively. RCK remains in static preamble during tRCK\_ST until RCKEN expires, the minimum allowed tRCK ST is 4 nCK4.

- 2. RCK\_LS, MR9 OP[2]: The Low-Speed preamble is the time that the RCK will be toggling at half WCK rate before transitioning to full WCK toggling rate. The Low-Speed toggling preamble is controlled via the RCK\_LS bit in MR9 OP[2] and can be set to either skip (disabled) with MR9  $OP[2] = 0_B$  or to 2 CK4 cycles (4 RCK cycles) duration setting MR9 OP[2] = 1<sub>B</sub>.
- 3. tRCK\_HS is the duration of the High-Speed toggling preamble, from the end of the RCK\_LS preamble to the first data out on the DQs, or to the RCKSTOP command in case that there is no read operation between RCKSTRT and RCKSTOP commands. The minimum allowed tRCK\_HS is vendor specific.

4. RCKSTOP\_LAT, MR9 OP[11:9] is the programmable latency that defines the number of CK4 cycles from RCKSTOP command to stop toggling the RCK signals. The value programmed in the RCKSTOP LAT register may depend on whether CAPARBLK is enabled or disabled (MR15 OP1).

RCK Stop latency is defined as

### **RCKSTOP\_LAT (MR9 OP[11:9])**

when CAPARBLK OFF (MR15 OP1 = 0) or CAPARBLK ON (MR15 OP1 = 1) and implicit CAPARBLK latency.

RCK Stop latency is defined as

## **RCKSTOP\_LAT (MR9 OP[11:9]) + CAPARBLK\_LAT (MR15 OP[5:3])**

when CAPARBLK ON (MR15 OP1 = 1) and explicit CAPARBLK latency.

GDDR7 devices support either implicit (IRA3 DQ[3:2] = 11<sub>B</sub>); or explicit (IRA3 DQ[3:2] = 10<sub>B</sub>); or both implicit and explicit CAPARBLK\_LAT (IRA3 DQ[3:2] =  $00<sub>B</sub>$ ). If the DRAM supports both, the host has the flexibility to program the CAPARBLK\_LAT control register (MR15 OP6) to support either implicit or explicit. Refer to the *CAPAR WITH C[OMMAND](#page-250-0) BLOCKING [\(CAPARBLK\)](#page-250-0)* section for more details and vendor datasheets to see which method is supported.

When RCKSTOP\_LAT expires the RCK signals are set to static levels (RCK\_t Low, RCK\_c High) and will remain static for at least the vendor specific duration of the static postamble tRCK2HZ before transitioning to High-Z. explicit. Refer to the details and vendor datashe<br>the RCK signals are set to s<br>ast the vendor specific durations the vendor specific durations of<br>entries the RCKSTRT command SP (MIN) = RCKEN + RC

5. tRCKST2SP is the time between the RCKSTRT command and the RCKSTOP command. The



- NOTE 1 "Start RCK" is the command that triggers the RCK start toggling, depending on the RCKMODE Mode Register settings it can be either the RCKSTRT command or a Read command (RD, RDA, IRD, RDTR or RDWTEC).
- NOTE 2 The duration of the High-Speed preamble tRCK HS is defined as the time between the end of the RCK LS and the first data out on the DQs, or the RCKSTOP command if there is no read operation. In this example the second case is shown.
- <span id="page-174-0"></span>NOTE 3 For illustration purposes, all analog tWCK2RCK timing assumed as 0ps for all RCK state transitions + pulses.

### **Figure 82 — Overview of the RCK Start/Stop Protocol**

- 6. The duration of the RCK high speed toggling postamble tRCKPST is defined as the time between the last UI of the data burst and the end of the RCKSTOP\_LAT as shown in *F[IGURE](#page-176-0) 83*. For the case that there is no read operation between RCKSTRT and RCKSTOP commands, tRCKPST does not apply. The minimum allowed tRCKPST duration is 2 nCK4.
- 7. tRD2RCKSTOP is the minimum time between a Read command and the next RCKSTOP command as shown in *F[IGURE](#page-176-0) 83*. The minimum allowed is tRD2RCKSTOP(MIN) = RL + BL/8 + DQERL + tRCKPST–RCKSTOP\_LAT
- 8. tRCKSTRT2RD is the time between RCKSTRT and the next RD, RDA, RDTR, IRD or RDWTEC, as shown in *F[IGURE](#page-177-0) 84*.
- 9. tRCKSP2ST is the time between an RCKSTOP command and the next RCKSTRT (or Read command), as shown in *F[IGURE](#page-178-0) 85*. The minimum allowed is tRCKSP2ST(MIN) = RCKSTOP\_LAT - tRCK2LZ + 4 nCK4



# **Table 85 — RCK Related AC Timings**

NOTE 2 The RCKEN latency must be set to a value large enough to satisfy the tRCK\_ST timing.

NOTE 3 When RCKMODE is Start with Read commands (MR9 OP[1:0]=01<sub>B</sub>) tRCK\_HS = RL - RCKEN - RCK\_LS. When RCKMODE is Start with RCKSTRT command (MR9 OP $[1:0] = 10$ B) tRCK\_HS = RL + tRCKSTRT2RD - RCKEN -RCK\_LS

NOTE 4 Parameter tRCK2HZ defines the time for RCK to transition from driving static H/L levels to High-Z.

NOTE 5 Read commands in this context comprise RD, RDA, IRD, RDTR and RDWTEC commands.

NOTE 6 Parameter tRCKSP2ST applies when RCKMODE is set to Start with Read commands (MR9 OP[1:0]=01B) or Start with RCKSTRT command (MR9 OP $[1:0]=10_B$ ). Read commands in this context comprise RD, RDA, IRD, RDTR and RDWTEC commands.



<span id="page-176-0"></span>**Figure 83 — Example of RCK Triggered with READ Command** 

JEDEC Standard No. 239.01

Page 160

### **6.9 Read Clock (RCK) (cont'd)**



<span id="page-177-0"></span>**Figure 84 — Example of RCK Triggered with RCKSTRT Command Followed by a READ Command**



- NOTE 1 "Start RCK" is the command that triggers the RCK toggling. Please note that, depending on the enabled RCKMODE, either tRCKST2SP or tRD2RCKSTOP applies, while the same tRCKSP2RCKST is valid for both RCK start/stop modes.
- NOTE 2 The host must observe the minimum tRCKSP2ST(MIN) allowed delay between an RCKSTOP command and the following RCK start command to avoid pre- post- ambles collision.
- <span id="page-178-0"></span>NOTE 3 The drawing shows an example case where the static postamble of the previous RCK start is overlapping with the static preamble of the following RCK start, as would be the case for tRCKSP2ST(min). For a more relaxed tRCKSP2ST (longer) the tRCKLZ might expire earlier and the RCK will transition to High-Z before the tRCK\_ST (static pre amble) of the next "RCK start" command starts.

**Figure 85 — RCKSTOP Command Followed by RCK Start Command** 

JEDEC Standard No. 239.01

Page 162

## **6.9 Read Clock (RCK) (cont'd)**



NOTE 1 DQERL = 3 is shown as example for illustration purposes.

### **Figure 86 — Example of RCK Triggered by READ Command in NRZ Mode**
## **6.10 Read**

Read bursts are initiated with a Read command as shown in *F[IGURE](#page-180-0) 87*. The bank and column addresses are provided with the Read command and auto precharge is either enabled or disabled for that access with the AP bit (CA3-3). If auto precharge is enabled, the row being accessed is precharged after both tRTP and tRAS have been met or after the number of CK4 cycles programmed in the RAS (MR3 OP[6:0] and RTP (MR4 OP[11:8]) fields, depending on the implementation choice per DRAM vendor.

The length of the burst initiated with a Read command is sixteen symbols in PAM3 mode and thirty-two bits if in NRZ mode and the column address is unique for this burst of sixteen or thirty-two. There is no interruption nor truncation of Read bursts.



Notes:

- 1. BA = Bank address; C = Column Address; CAPAR = CA Parity, V = Valid (H or L but not floating), AP = Auto Precharge, EN AP = Enable Auto Precharge, DIS AP = Disable Auto Precharge
- <span id="page-180-0"></span>2. WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

#### **Figure 87 — Read Command**

Read timings are shown for PAM3 and NRZ modes in *FIGURE 88*. During Read bursts, the first valid data-out element will be available after the Read Latency (RL). Finally, the contract, the contract of the Sisable [A](#page-183-0)uto Precharge<br>  $H = 0$  for illustration purposes. C<sub>4</sub><br> **HUP**<br> **HUPPERE 88.**<br> **HUPPERE 88.**<br> **HUPPERE 88.**<br> **HUPPERE 88.**<br> **HUPPERE 88.** 

The Read Latency is defined as

## **RL (MR1 OP[5:0]) \* tCK4 + tWCK2DQO**

when CAPARBLK OFF (MR15 OP1 = 0) or CAPARBLK ON (MR15 OP1 = 1) and implicit CAPARBLK latency.

The Read Latency is defined as

## **RL (MR1 OP[5:0]) \* tCK4 + CAPARBLK\_LAT (MR15 OP[5:3]) \* tCK4 + tWCK2DQO**

when CAPARBLK ON (MR15 OP1 = 1) and explicit CAPARBLK latency.

Where RL is the number of CK4 cycles programed in MR1 OP[5:0], CAPARBLK\_LAT is the number of CK4 cycles programmed in MR15 OP[5:3] and tWCK2DQO is the WCK to DQ/DQE offset as measured at the DRAM balls. The total delay is relative to the data eye initial edge averaged over DQ/DQE. The maximum skew within DQ/DQE is defined by tDQ2DQO.

GDDR7 devices support either implicit (IRA3 DQ[3:2] =  $11<sub>B</sub>$ ); or explicit (IRA3 DQ[3:2] =  $10<sub>B</sub>$ ); or both implicit and explicit CAPARBLK\_LAT (IRA3 DQ[3:2] =  $00<sub>B</sub>$ ). If the DRAM supports both, the host has the flexibility to program the CAPARBLK\_LAT control register (MR15 OP6) to support either implicit or explicit. Refer to the *CAPAR WITH COMMAND BLOCKING [\(CAPARBLK\)](#page-250-0)* section for more details and vendor datasheets to see which method is supported.

## **6.10 Read (cont'd)**

If enabled, the ODT is disabled tODT\_off time before the DQ data and independently the ODT on the DQE will be disabled tODT\_off time before the DQE data. Upon completion of a burst, assuming no other Read command has been initiated, all DQ and DQE signals will drive a value of '+1' in PAM3 mode and a value of 'H' in NRZ mode. In addition, the ODT is enabled at a maximum of tODT\_on time later on the DQ signals as well as the DQE signal as shown in *F[IGURE](#page-184-0) 89*. The drive value and termination value may be different due to separately defined calibration offsets. If the ODT is disabled, the signals will drive High-Z.

Data from any Read burst may be concatenated with data from a subsequent Read command. A continuous flow of data can be maintained. The first data element from the new burst follows the last element of a completed burst. The new Read command should be issued after the previous Read command according to the tCCD or tCCDSB timing. If that Read command is to another bank, then an Activate command must precede the Read command and tRCDRD also must be met.

A Write command can be issued any time after a Read command if the bus turnaround time tRTW is met. If that Write command is to another bank, then an Activate command must precede the Write command and tRCDWR also must be met.

A PRECHARGE can be issued if both tRTP and tRAS are met or after the number of CK4 cycles programmed in the RAS (MR3 OP[6:0] and RTP (MR4 OP[11:8]) fields, depending on the implementation choice per DRAM vendor. After the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.

A MRS command can be issued while a bank is open after tRD2MRS to program some registers. See the *MODE R[EGISTER](#page-143-0) SET (MRS)* command section for details on what registers are allowed to be programmed while a bank is active. a bank is open after tRD2N<br>section for details on what<br>le 86 — DQE State (NRZ M

Case	PAM <sub>3</sub>	<b>RDCRC</b>	<b>SEVERITY</b>	<b>POISON</b>	<b>WRCRC</b>	DQE_HZ	<b>SEV2ERR</b>	<b>DOE State Proposal</b>
	<b>MR0</b> OP <sub>8</sub>	MR <sub>0</sub> OP3	MR <sub>0</sub> OP <sub>9</sub>	<b>MRO</b> <b>OP10</b>	MR <sub>0</sub> OP <sub>4</sub>	MR <sub>5</sub> <b>OP10</b>	<b>MR5 OP9</b>	
1	Disable	Disable	Disable	Disable	Disable	Enable	Disable	$High-Z$
2	Disable	Disable	Disable	Disable	Disable	Disable	Disable	Vendor Specific, except for driving Low
3	Disable	Disable	Enable	Disable	Disable	Enable	Enable	High-Z
4	Disable	Enable	Disable	Disable	Disable	Disable	Disable	Data (CRC)
5	Disable	Disable	Enable	Disable	Disable	Disable	Disable	Data (SEV)
6	Disable	Disable	Disable	Enable	Disable	Disable	Disable	Data (PSN)
7	Disable	Disable	Disable	Disable	Enable	Disable	Disable	Vendor Specific, except for driving Low
NOTE <sub>1</sub>	DQE pin will be used for data transmission while GDDR7 is in read operation, otherwise DQE pin state will be ODT state or off in Case $4, 5$ and $6$ .							
NOTE <sub>2</sub>	If more than two MR(RDCRC or SEVERITY or POSION or WRCRC) are enabled (PAM3 and DOE HZ are disabled), DOE pin will be used for data (CRC, SEV and PSN) transmission.							

**Table 86 — DQE State (NRZ Mode)**

## **6.10 Read (cont'd)**

*F[IGURE](#page-184-0) 89* through *F[IGURE](#page-191-0) 96* illustrate Read operations in PAM3 mode including:

Figure 89 — [Single PAM3 Read with RDCRC and CA Parity Enabled](#page-184-0)

Figure 90 — [Single PAM3 Read with RDCRC Disabled](#page-185-0)

Figure 91 — [Gapless PAM3 Reads, Different Banks \(tCCD = 2\)](#page-186-0)

Figure 92 — [Non-Gapless PAM3 Reads, Different Banks \(tCCD = 3\)](#page-187-0)

Figure 93 — [Non-Gapless PAM3 Reads, Same Bank \(tCCDSB = 4\)](#page-188-0)

Figure 94 — [Read to Precharge \(PAM3 Mode](#page-189-0)[\)](#page-189-0)

Figure 95 — [Read to Write \(PAM3 Mode](#page-190-0)[\)](#page-190-0)

Figure 96 — [Read to MRS \(PAM3 Mode](#page-191-0)[\)](#page-191-0)

*F[IGURE](#page-192-0) 97* through *F[IGURE](#page-196-0) 101* illustrate Read operations in NRZ mode including:

Figure 97 — [Single NRZ Read with RDCRC and CA Parity Enabled](#page-192-0)

Figure 98 — Single NRZ Read with RDCRC, CA Parity and ODT Enabled

Figure 99 — [Gapless NRZ Reads \(tCCD = 4\)](#page-194-0)

Figure 100 — [Single NRZ Read with DQE Disabled \(RDCRC, WRCRC, Severity,](#page-195-0) and Poison [Disabled\)](#page-195-0) with RDCRC, CA Parity a<br>ds (tCCD = 4)<br>ad with DQE Disabled (R)<br>d with DQE Disabled and S<br>tails on Command Address

Figure 101 — [Single NRZ Read with DQE Disabled and SEV2ERR Enabled](#page-196-0)

See the *DATA I[NTEGRITY](#page-226-0)* Section for details on Command Address Parity, RDCRC, Poison, Severity, and ERR signaling.

JEDEC Standard No. 239.01

Page 166

## **6.10 Read (cont'd)**



#### NOTES:

1. RL is the Read latency programmed in Mode Register MR1.

2. tWCK2DQO parameter values are positive numbers and could be less than 1 nCK4 as illustrated or more than 1 nCK4 depending on design implementation, and can vary across PVT. Data training is required to determine the actual tWCK2DQO value for stable Read operation.

<span id="page-183-0"></span>3. tDQ2DQO defines the minimum to maximum variation of tWCK2DQO within DQ/DQE.

#### **Figure 88 — Read Lane Timings**

### **6.10 Read (cont'd)**



#### NOTES:

- 1. RL = 10 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the READ command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCKDQO = 0 are shown for illustration purposes.
- 4. At T0 thru T17, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the READ command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings and toggle modes.
- <span id="page-184-0"></span>7. tODT\_off and tODT\_on = 1 tCK4 are shown as examples for illustration purposes. Actual supported values will be found in the *AC TIMINGS* section.

#### **Figure 89 — Single PAM3 Read with RDCRC and CA Parity Enabled**



### **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 10 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. When RDCRC Is disabled using MR0 OP3, DQERL = 3 is shown for illustration purposes for the Severity/Poison [1:0] and PAM3 followed by 12 symbols of +1.
- 3. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 4. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCKDQO = 0 are shown for illustration purposes.
- 5. At T0 thru T17, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the READ command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 7. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings and toggle modes.
- <span id="page-185-0"></span>8. tODT\_off and tODT\_on = 1 tCK4 are shown as examples for illustration purposes. Actual supported values will be found in the *AC TIMINGS* section.

### **Figure 90 — Single PAM3 Read with RDCRC Disabled**

#### T11 T12 T13 T16 T17 T18 T19 T0 T1 T2 T3 T4 T5 T14 T15 CK4 (int) ,,,,,,,,,,,,,,,,,,,,,,, **WCK** Row Command CA[2:0] Valid Column Command CA[4:3] Read m **a** Read n Valid **X** Valid X Valid X Valid Valid Valid Valid Valid Valid Valid +1 www maanaana annann maann AAAAAAAA mmmmmmmmm RCK -1  $Rl$  $DQERL = 3$  $RL = 10$  $DQERL =$  $tCCD = 2$ SO M SO MARCH +1 DQ[9:0] 0 -1 DQE0 m DQE15 m DQE0 n DQE15 n +1 DQE 0 **HUAWEI**-1 CAPAR2ERR CAP  $CAPAR2ERR = 2$ CAP<sub></sub> +1 +1 +1 +1 +1 ERR 0 -1

## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 10, tCCD = 2 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Read n must be to a different bank than Read m. Activate (ACT) commands are required to be issued before the Read commands and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCKDQO = 0 are shown for illustration purposes.
- 4. At T0 thru T18, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the READ command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-186-0"></span>6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

### **Figure 91 — Gapless PAM3 Reads, Different Banks (tCCD = 2)**



## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 5 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. Read n must be to a different bank than Read m. Activate (ACT) commands are required to be issued before the Read commands and tRCDRD must be met.
- 3. Read Latency =  $RL * tCK4 + tWCK2DQO$ .  $tWCK2CA$  and  $tWCKDQO = 0$  are shown for illustration purposes.
- 4. At T0 thru T13, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the READ command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-187-0"></span>6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

### **Figure 92 — Non-Gapless PAM3 Reads, Different Banks (tCCD = 3)**

### **6.10 Read (cont'd)**



#### NOTES:

- 1. RL = 4 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read commands and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCKDQO = 0 are shown for illustration purposes.
- 4. At T0 thru T13, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the READ command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-188-0"></span>6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

**Figure 93 — Non-Gapless PAM3 Reads, Same Bank (tCCDSB = 4)**



## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 5, DQERL = 3, RTP = 4 and tRP = 9 are shown as examples for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCKDQO = 0 are shown for illustration purposes.
- 4. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings and toggle modes.
- <span id="page-189-0"></span>5. GDDR7 supports both a mode register (RTP) and an AC timing definition (tRTP) for Read to Precharge. RTP must be programmed to RU(tRTP/tCK4) or greater. If the DRAM does not support the MR definition the register settings will be ignored.

#### **Figure 94 — Read to Precharge (PAM3 Mode)**

#### **6.10 Read (cont'd)**



#### NOTES:

- 1. RL = 7, tRTW = 9, WL = 5 and DQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met. If the Write is to a different bank then an Activate (ACT) command is required to be issued before the Write and tRCDWR must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. Write Latency = WL \* tCK4 + tWCK2DQI. tWCK2CA, tWCK2DQI and  $tWCK2DQO = 0$  are shown for illustration purposes.
- 4. At T0 thru T17, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Read and Write commands are shown for illustration purposes. See the *C[OMMAND](#page-245-0) ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-190-0"></span>6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

**Figure 95 — Read to Write (PAM3 Mode)**



### **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 10 and tDQERL = 3 are shown as examples for illustration purposes. Actual supported values will be found in the *M[ODE](#page-54-0)  R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2.  $tRD2MRS = tRD2MRS(min) = 15$  is shown as example for illustration purposes.  $tRD2MRS(min) = RL + DQERL + BL/8$ .
- 3. A MRS command while a bank is active is only legal to certain MR. See the *MODE R[EGISTERS](#page-54-0)* section for details.
- 4. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 5. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- <span id="page-191-0"></span>6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

**Figure 96 — Read to MRS (PAM3 Mode)**



## **6.10 Read (cont'd)**

#### NOTES:

- 1.  $RL = 10$  and  $DQERL = 3$  are shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 4. At T0 thru T11, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Read command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQ[9:8] are turned off on the GDDR7 device.
- 6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 7. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQE bit positions [7:2] = 6'b111111.
- 8. When the PAM3 register (MR0 OP8) is set to NRZ mode, the CRC is PAM3 coded and the binary representation is transmitted on the DQE signal at bit positions [19:8] for crc\_even and bit positions [31:20] for crc\_odd.
- <span id="page-192-0"></span>9. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

### **Figure 97 — Single NRZ Read with RDCRC and CA Parity Enabled, ODT Disabled**



## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 11 and DQERL = 3 are shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 4. At T0 thru T11, the ERR output has +1 (no error) or -1 (CA Parity error) as possible outcomes as only evaluating CA Parity. No error (+1) for the Read command is shown for illustration purposes. See the *COMMAND ADDRESS PARITY [\(CAPAR\)](#page-245-0)* section for more details.
- 5. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQ[9:8] are turned off on the GDDR7 device.
- 6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 7. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQE bit positions [7:2] = 6'b111111.
- 8. When the PAM3 register (MR0 OP8) is set to NRZ mode, the CRC is PAM3 coded and the binary representation is transmitted on the DQE signal at bit positions [19:8] for crc\_even and bit positions [31:20] for crc\_odd.
- 9. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings and toggle modes.
- <span id="page-193-0"></span>10. tODT\_off and tODT\_on = 1 tCK4 are shown as examples for illustration purposes. Actual supported values will be found in the A*C TIMINGS* section.

## **Figure 98 — Single NRZ Read with RDCRC, CA Parity and ODT Enabled**

### **6.10 Read (cont'd)**



#### NOTES:

- 1.  $RL = 6$ ,  $DOERL = 1$  and  $tCCD = 4$  are shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the first Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 4. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQ[9:8] are turned off on the GDDR7 device.
- 5. Gapless Reads in NRZ mode could be to any bank as  $tCCD = tCCDSB = 4$ .
- 6. Read commands are 2-cycle commands but are shown with time breaks for illustration purposes.
- 7. When the PAM3 register (MR0 OP8) is set to NRZ mode, DQE bit positions [7:2] = 6'b111111.
- 8. When the PAM3 register (MR0 OP8) is set to NRZ mode, the CRC is PAM3 coded and the binary representation is transmitted on the DQE signal at bit positions [19:8] for crc\_even and bit positions [31:20] for crc\_odd.
- <span id="page-194-0"></span>9. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

**Figure 99 — Gapless NRZ Reads (tCCD = 4)**



## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 10 is shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 4. DQE is disabled using MR5 OP10 (DQE\_HZ). DQE can be turned off when RDCRC (MR0 OP3), WRCRC (MR0 OP4), Severity (MR0 OP9) and Poison (MR0 OP10) are disabled in the Mode Registers. If the host still requires Severity, MR5 OP9 (DQE\_SEV\_ERR) enables the host to receive severity information on the ERR signal.
- 5. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- 6. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

### <span id="page-195-0"></span>**Figure 100 — Single NRZ Read with DQE Disabled (RDCRC, WRCRC, Severity, and Poison Disabled)**



## **6.10 Read (cont'd)**

#### NOTES:

- 1. RL = 10 and tSEV2ERR =10 are shown as an example for illustration purposes. Actual supported values will be found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. An Activate (ACT) command is required to be issued before the Read command and tRCDRD must be met.
- 3. Read Latency = RL \* tCK4 + tWCK2DQO. tWCK2CA and tWCK2DQO = 0 are shown for illustration purposes.
- 4. SEV2ERR mode is enabled using MR5 OP9 and requires Severity to be on (MR0 OP9) and the PAM3 mode register to be in NRZ mode. RDCRC (MR0 OP3), WRCRC (MR0 OP4) and Poison (MR0 OP10) must be disabled. DQE is disabled using MR5 OP10 (DQE\_HZ).
- 5. A Severity Error (UE) at cycle T11 is shown for illustration purposes.
- 6. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO. For illustration purposes, CAPAR2ERR is shown with 2 nCK4 digital and 0 ns analog output delay.
- <span id="page-196-0"></span>7. RCK is shown differential, full swing with continuous toggle for illustration purposes. See the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on the RCK options, timings, and toggle modes.

#### **Figure 101 — Single NRZ Read with DQE Disabled and SEV2ERR Enabled**

## **6.11 Row Precharge**

The Precharge command is used to deactivate the open row in a particular bank (PREpb) as selected by BA[3:0], or the open row in all banks (PREab) (see *F[IGURE](#page-197-0) 102*). The bank(s) will be available for a subsequent row access a specified time  $t_{RP}$  after the Precharge command is issued as illustrated in *F[IGURE](#page-154-0) 66*.



- NOTE 1 BA = Bank Address; CABI = Command/Address Bus Inversion; DRFM = Directed Refresh Management; V = Valid (H or L but not floating).
- NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- <span id="page-197-0"></span>NOTE 3 The DRFM bit is only evaluated when DRFM is enabled in MR8 OP2, otherwise the bit is Don't Care. Refer to the *DIRECTED REFRESH M[ANAGEMENT](#page-210-0) (DRFM)* section for more details.

### **Figure 102 — Precharge Commands**

Once a bank has been precharged, it is in the idle state and must be activated prior to any Read or Write command being issued to that bank. A Precharge command is allowed if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging. However, the precharge period shall be determined by the most recent Precharge command issued to the bank. Sequences of Precharge commands must be spaced by at least tPPD.  $\text{K2CA} = 0$ ) for illustration purpo<br>
DRFM is enabled in MR8 OP2,<br>  $\text{RFM}$ ) section for more details.<br> **HUACH** section for more details.<br> **HUACH SECT SECT ASSES**<br>
in the idle state and must left allow is already in the p

CA parity is evaluated with the Precharge command when the parity calculation is enabled in MR15 OP0.

## **6.11.1 Auto Precharge**

Auto Precharge is a feature which performs the same individual bank precharge function as described above, but without requiring an explicit Precharge command. This is accomplished by issuing a Read with Auto Precharge (RDA) or Write with Auto Precharge (WRA) command instead of a regular Read or Write. A row precharge in the bank that is addressed with the RDA or WRA command is automatically initiated once the applicable timings tWR, tRAS and tRTP have been met as described in the Write and Read sections and in *T[ABLE](#page-198-0) 87*. Auto Precharge is non persistent in that it is either enabled or disabled for each individual Read or Write command.

Auto Precharge ensures that a precharge is initiated at the earliest valid stage after the Read or Write command. The user must not issue another command to the same bank until the precharge time tRP is completed. This is determined as if an explicit Precharge command was issued at the earliest possible time.

# **6.11 Row Precharge (cont'd)**

<span id="page-198-0"></span>

## **Table 87 — Auto Precharge Enabled/Disabled and PREab / PREpb Timings**

## <span id="page-199-1"></span>**6.12 Refresh**

Refresh commands are used during normal operation. Since "data" is stored as 0s and 1s in capacitors in a DRAM, and the capacitors leak charge over time. A Refresh command is issued periodically to restore (refresh) the electrical charge in the capacitors. Each Refresh command results in one or more activate operations to a selected row or rows, followed by a self-timed precharge to close the rows opened during the activate. Refresh commands are non-persistent, so they must be issued each time a refresh is required. GDDR7 SGRAMs require Refresh commands to be issued at an average periodic interval of tREFI. GDDR7 SGRAMs support two commands to perform refreshes as shown in *F[IGURE](#page-199-0) 103*:

- the Refresh All-Bank (REFab) command initiates a refresh cycle on all banks simultaneously.
- the Refresh Per-Bank (REFpb) command initiates a refresh cycle on the selected bank only.



NOTE 1 BA = Bank Address; CABI = Command/Address Bus Inversion; TR = Data Training; V = Valid (H or L but not floating). NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

<span id="page-199-0"></span>

## **6.12.1 Refresh All-Bank (REFab) Command**

The Refresh All-Bank (REFab) command can only be issued when all banks are precharged with tRP satisfied. RCK and data output timings may not be guaranteed during tKO which can impact the last Read transaction. In that case, a REFab command shall only be issued when all previous Read operations have completed. For Reads, a burst completion is defined as when the last data element including CRC has been transmitted on the data outputs (tRDREFab timing). The command is nonpersistent, so it must be issued each time a refresh is required. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a REFab command. A minimum time tRFCab is required between two REFab commands or a REFab command and any subsequent access command (ACT, SRE, SLE or SRSE) after the refresh operation. The banks are in idle state after completion of the REFab command.

REFab cycles are required at an average periodic interval of tREFI(max). To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 REFab commands can be postponed during operation of the device, meaning that at no point in time more than a total of 8 REFab commands are allowed to be postponed. In case that 8 REFab commands are postponed in a row, the resulting maximum interval between the surrounding REFab commands is limited to 9 × tREFI (see *F[IGURE](#page-200-0) 104*). At any given time, a maximum of 9 REFab commands can be issued within tREFI.

CA parity is evaluated with the REFab command when the parity calculation is enabled in MR15 OP0.

## **6.12.1 Refresh All-Bank (REFab) Command (cont'd)**



**Figure 104 — Postponing Refresh All-Bank Commands (Example)**

<span id="page-200-0"></span>REFab commands must be issued during normal operation at a minimum rate of tABREF to allow impedance updates from the auto-calibration engine to occur. As these impedance updates may occur with any REFab command, it is safe to only issue RNOP2 and CNOP2 commands during tKO period after to prevent false command, address or data latching resulting from impedance updates. If RCK is running, RCK output timings may not be guaranteed during tKO. If the host is concerned about impact from RCK timings, it is recommended to stop RCK (by RCKSTOP or RCK disable) before a REFab when calibration is enabled(default).

When the TR bit is set to H with the REFab command, LDFF, WRTR, RDTR and RDWTEC commands are allowed at time tKO after the REFab command, which enable (incremental) data training to occur in parallel with the internal refresh operation and thus without loss of performance on the interface as illustrated in *F[IGURE](#page-201-0) 105*. See *DATA TRAINING* for details. The data training is allowed to continue even when the tRFCab timing from one REFab command has elapsed; the data training may span the duration of multiple consecutive REFab commands, however, the time tKO shall be observed after each REFab command, unless calibration updates are disabled in MR5 OP11. to command, which enable<br>ation and thus without local<br>*RAINING* for details. The dab command has elapsed;<br>ab command has elapsed;<br>and show the time is disabled in MR5 OP11.<br>d (IRD) and CATE comm<br>requires that the TR bit is

GDDR7 SGRAMs also allow Info Read (IRD) and CATE commands to be issued at time tKO after the REFab command. The IRD command requires that the TR bit is set to H with the REFab command. See *I[NFO](#page-145-0) READ* and *COMMAND ADDRESS BUS TRAINING* for details.

GDDR7 SGRAMs may also repurpose REFab commands for internal error check and scrub (ECS) cycles when this function is enabled by the ECS\_ON bit MR22 OP11. The period of these ECS events (tECSint timing) is dependent on the channel density. For up to 16Gbit per channel, tECSint is larger than the tABREF timing. ECS operation in this case does not require any additional REFab commands to be issued by the host than those already required for regular calibration updates, as long as the host issues enough REFab command with TR=L to meet tECSint, as ECS operations only occur when TR=L and calibration occurs regardless of the TR bit. For example, the host can issue only REFab TR=H to meet tABREF. In this case none of the REFab commands will count towards meeting tECSint and the host will need to issue additional REFab TR=L to meet tECSint. However, if the host issues only REFab TR=L every 1ms, then both tABREF and tECSint are met. For 24Gbit per channel and larger, tECSint is smaller than the tABREF timing. In this case, additional REFab commands beyond those already required for regular calibration updates are required. The host must ensure enough REFab commands with TR=L are issued to ensure tECSint is met. See *T[ABLE](#page-235-0) 108* for tECSint values per channel density.



## **6.12.1 Refresh All-Bank (REFab) Command (cont'd)**

NOTE 1 Valid commands comprise IRD, PDE, MRS, RCKSTRT, RCKSTOP, CATE for CA Bus Training, and LDFF, WRTR, RDTR or RDWTEC commands for data training only for  $TR = H$ . PDE command can also be issued at time tKO after the REFab command regardless of TR bit. Once host issues PDE during REFab, the host can only issue a PDX command during the tRFCab period. Subsequent commands must not be issued until both tRFCab and tXP have expired in this case.

NOTE 2 ACT, SRE, SLE and SRSE commands require tRFCab. ACT shown as an example for illustration purposes.

NOTE 3 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *CLOCKING* section for more details.

#### **Figure 105 — REFab Timings**

### **6.12.2 Refresh Per-Bank (REFpb) Command**

<span id="page-201-0"></span>The REFpb command provides an alternative for the refresh. The REFpb command initiates a refresh cycle on a single bank selected by BA[3:0] while accesses to other banks including writes and reads are not affected. The command can only be issued when the selected bank is precharged with tRP satisfied. The command is non-persistent, so it must be issued each time a refresh is required. The refresh addressing is generated by the internal refresh controller. This makes the row address bits "Don't Care" during a REFpb command. command. See the *CLOCK[I](#page-22-0)NG* section<br> **igure 105** — **REFab Timing**<br> **ommand**<br>
aative for the refresh. The R<br>
while accesses to other ba<br>
ued when the selected ban

A minimum time tRRD is required between an Activate command and a REFpb command to a different bank. A minimum time tRREFD is required between any two REFpb commands (see below for an exception requiring tRFCpb), and between a REFpb command and an Activate command to a different bank. A minimum time tRFCpb is required between a REFpb command and an Activate command to the same bank that follows. Refer to *T[ABLE](#page-204-0) 89* for all REFpb related timings.

REFpb commands can be issued in any order. After all 16 banks have been refreshed using the REFpb command, and after waiting for at least tRFCpb, the internal refresh counter is incremented, and the host can issue another set of 16 REFpb commands in the same or a different order. However, it is illegal to send another REFpb command to a bank unless all 16 banks have been refreshed using the REFpb command. The host must track the banks being refreshed by the REFpb command.

The bank count is synchronized between the host and the device by resetting the bank count to zero. Synchronization occurs upon exit from reset state or by issuing a REFab or Self Refresh Entry command. Both commands may be issued at any time even if a preceding sequence of REFpb commands has not completed cycling through all 16 banks. The internal refresh counter is not incremented in case of such incomplete cycling. It is pointed out that multiple occurrences of synchronization events without refresh counter increment may result in an insufficient refresh of the memory array; it is suggested to issue additional REFab commands in that case.

## **6.12.2 Refresh Per-Bank (REFpb) Command (cont'd)**

The average rate of REFpb commands is given by tREFIpb. The flexibility to postpone refresh commands also extends to REFpb commands. The maximum interval between refreshes to a particular bank is limited to  $9 \times$  tREFI.

At any given time, a maximum of  $9 \times 16$  REFpb commands can be issued within tREFI. At any given time, a maximum of 9 refreshes to a particular bank can be issued within tREFI.

CA parity is evaluated with the REFpb command when the parity calculation is enabled in MR15 OP0.



**Figure 107 — Sets of REFpb Commands**

The example in *T[ABLE](#page-203-0) 88* shows two full sets of REFpb commands with the bank counter reset to zero and the refresh counter incremented after 16 REFpb commands each. The third set to REFpb commands is interrupted by the REFab command which resets the bank counter to 0 and performs refreshes to all banks indicated by the refresh counter.

# **6.12.2 Refresh Per-Bank (REFpb) Command (cont'd)**

<span id="page-203-0"></span>

## **Table 88 — Refresh Counter Increments with REFpb**

# **6.12.2 Refresh Per-Bank (REFpb) Command (cont'd)**

<span id="page-204-0"></span>

## **Table 89 — REFab and REFpb Command Scheduling Requirements**

## <span id="page-205-2"></span>**6.13 Refresh Management (RFM)**

Periods of high DRAM activity may require additional refresh commands to protect the integrity of the stored data. The requirement for additional Refresh Management (RFM) is optional for GDDR7 SGRAMs, and devices will indicate the requirement in read-only Info Read register 4, bit 6 (see *T[ABLE](#page-205-0) 90*).



<span id="page-205-0"></span>

A suggested implementation of Refresh Management by the controller monitors (counts) Activate commands issued per bank to the device. This activity can be monitored as a rolling accumulated Activate (RAA) count. Each Activate command will increment the RAA count by 1 for the individual bank receiving the Activate command.

When the RAA count reaches a DRAM vendor specified Initial Management Threshold (RAAIMT), which is indicated in Info Read register 4, bits [2:0] (see *T[ABLE](#page-205-1) 91*), additional refresh management is needed. Executing the Refresh Management (RFM) command allows additional time for the GDDR7 SGRAM to manage refresh internally. The RFM operation can be initiated to all banks with the Refresh Management All-Bank (RFMab) command, or to a single bank with the Refresh Management Per-Bank (RFMpb) command as shown in *F[IGURE](#page-199-0) 103*. FM) command allows addientation can be initiated to a<br>single bank with the Ref<br>**AAIMT Definition in Info R**<br>**AAIMT Definition in Info R** 

<span id="page-205-1"></span>

<b>IRA</b>	<b>Bit</b>	<b>Field</b>	<b>Description</b>		
$\overline{4}$	DQ[2:0]	<b>RAAIMT</b>	Default RAA Initial Management Threshold (RAAIMT) The field shall be ignored when the RFM required bit is 0. $000_B - 16$ $001_B - 20$ $010_B - 24$ $011_B - 28$ $100_B - 32$ $101_B - 36$ $110_B - 40$ $111_B -$ Reserved		

**Table 91 — RAAIMT Definition in Info Read Register 4**

A GDDR7 SGRAM not requiring refresh management will ignore RFMab and RFMpb commands and execute an RNOP command instead.

The Refresh Management command scheduling shall meet similar minimum separation requirements as those for the Refresh commands (see *R[EFRESH](#page-199-1)* section); this includes that RFMpb commands are not allowed in the tRFCpb pause between two sets of 16 REFpb commands. The RFMab command period is tRFMab, and the RFMpb command period is tRFMpb. The requirement for REFpb commands to be issued to all banks in a rolling fashion does not apply to RFMpb commands.

CA parity is evaluated with the RFMab and RFMpb commands when the CA parity calculation is enabled in MR15 OP0.

## **6.13 Refresh Management (RFM) (cont'd)**



- NOTE 1 BA = Bank Address; CABI = Command/Address Bus Inversion; DRFM = Directed Refresh Management; V = Valid (H or L but not floating).
- NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- NOTE 3 The DRFM bit is only evaluated when the DRFM feature is enabled in MR8 OP2, otherwise the bit is Don't Care. Refer to the *DIRECTED REFRESH M[ANAGEMENT](#page-210-0) (DRFM)* section for more details.
- NOTE 4 An RFMpb command with the DRFM bit set  $0_B$  is referred to as a DRFMpb command.

### **Figure 108 — Refresh Management All-Bank (RFMab) and Refresh Management Per-Bank (RFMpb) Commands**

When an RFM command is issued, the RAA count in any bank receiving the command can be decremented by the RAAIMT value, down to a minimum RAA value of 0 (no negative or "pull-in" of RFM commands is allowed). Issuing an RFMab command allows the RAA count in all banks to be decremented by the RAAIMT value. Issuing an RFMpb command allows the RAA count only in the bank selected by BA[3:0] to be decremented by the RAAIMT value. 1 bit set O<sub>B</sub> is referred to as a DRI<br>**efresh Management All-Ban**<br>**agement Per-Bank (RFMpb**<br>RAA count in any bank rece<br>num RAA value of 0 (no n<br>and allows the RAA count<br>nmand allows the RAA count<br>ue.

RFM commands are allowed to accumulate or "postpone", but the RAA count shall never exceed a vendor specified RAA Maximum Management Threshold (RAAMMT), which is indicated in Info Read register 4, bits [4:3] (see *T[ABLE](#page-206-0) 92*). If the RAA count reaches RAAMMT, the host shall not issue additional ACT commands to that bank until one or more REF or RFM commands have been issued to reduce the RAA count below the maximum value.

<span id="page-206-0"></span>



## **6.13 Refresh Management (RFM) (cont'd)**

An RFM command does not replace the requirement for the controller to issue periodic REF commands, nor does an RFM command affect internal refresh counters. The RFM commands are bonus time for the GDDR7 SGRAM to manage refresh internally. However, issuing a REF command also allows decrementing the RAA count by a value indicated by the RAADEC field Info Read register 4, bit 5 (see *T[ABLE](#page-207-0) 93*). Hence, any periodic REF command issued to the GDDR7 SGRAM allows the RAA count of the banks being refreshed to be decremented by that value. Issuing an REFab command allows the RAA count in all banks to be decremented by that value. Issuing an REFpb command allows the RAA count only in the bank selected by BA[3:0] to be decremented by that value.



<span id="page-207-0"></span>

The per-bank RAA count values may be reset to 0 when the channel is held in Self Refresh mode (including Self Refresh Sleep and Hibernate Self Refresh Sleep modes) for at least tRAASRF time. No decrement to the per-bank RAA count is allowed for entering or exiting Self Refresh and when a channel is held in Self Refresh for less than tRAASRF time. reset to 0 when the channel<br>Refresh Sleep modes) for at<br>entering or exiting Self Ref

## **6.13.1 Adaptive Refresh Management (ARFM)**

GDDR7 SGRAMs optionally support a Refresh Management mode called Adaptive Refresh Management (ARFM), and devices will indicate the support of ARFM in Info Read register 4, bit 7 (see *T[ABLE](#page-208-0) 94*). Since RFM related parameters RAAIMT, RAAMMT and RAADEC are read-only, the ARFM mode allows the controller flexibility to choose additional (lower) RFM threshold settings called "RFM Levels". The RFM levels permit alignment of the controller issued RFM commands with the SGRAM internal management of these commands. ARFM related mode register bits in MR8 OP[1:0] select the RFM Level as shown in *T[ABLE](#page-208-1) 95*.

<span id="page-208-0"></span>

## **Table 94 — ARFM Support Definition in Info Read Register 4**

## **Table 95 — Mode Register Definition for Adaptive RFM Levels**

<span id="page-208-1"></span>

The Adaptive RFM mode inherits the RAA counting and decrement attributes of the standard RFM mode, while using the alternate RAAIMT, RAAMMT and RAADEC values for the selected RFM level. Increasing the RFM level results in increased need for RFM commands. Level C is highest RFM level. The alternate RAAIMT, RAAMMT and RAADEC values for RFM levels A to C can be retrieved from the corresponding fields in Info Read registers 5, 6 and 7, respectively (see *T[ABLE](#page-209-0) 97*).

Setting the bits in MR8 OP $[1:0]$  to something other than the default  $0<sub>B</sub>$  value will select one of the RFM levels A, B or C. The host shall decrement the Rolling Accumulated ACT (RAA) count to 0, either with RFM or pending REF commands, prior to making a change to the ARFM level. It is required to set the same RFM level on all channels of the GDDR7 SGRAM.

Adaptive RFM also allows a GDDR7 SGRAM shipped with 'RFM not required' (RFM bit =  $0_B$ ) to override that initial setting and enable RFM by programming a non-default ARFM level. The device internally manages the change to treat the RFM command as an RFM command in this special override case as shown in *T[ABLE](#page-209-1) 96*.

## **6.13.1 Adaptive Refresh Management (ARFM) (cont'd)**

<span id="page-209-1"></span>

## **Table 96 — RFM Commands Perceived by GDDR7 SGRAM**

## **Table 97 — ARFM Level Definition in Info Read Registers 5 to 7 <sup>1</sup>**

<span id="page-209-0"></span>

## <span id="page-210-0"></span>**6.13.2 Directed Refresh Management (DRFM)**

Directed Refresh Management (DRFM) is a feature that gives the controller additional flexibility for maintaining data integrity within the GDDR7 SGRAM. The DRFM feature allows the SGRAM to capture a host-requested row address, which then is followed by a host-directed RFMpb command allowing the SGRAM to refresh physically adjacent neighboring rows of the requested row address. DRFM is disabled by default and can be enabled by setting the DRFM bit in MR8 OP2 to  $1_B$ .

When DRFM is enabled, executing a PREpb command to an open row with the DRFM bit set to  $0_B$  will instruct the SGRAM to sample the currently activated row address for DRFM while initiating the row precharge as normal. Note that a PREpb command is also legal when issued to a closed bank, however, in that case no row address will be captured.

Each bank has an independent DRFM address register for the DRFM row address sample. This DRFM address register is updated with each DRFM address sample to the bank, resulting in the last (most recent) address sample being retained for the host directed DRFMpb command.

After the DRFM address sample, the host can then issue an RFMpb command with the DRFM bit set to  $0_B$ (referred to as DRFMpb command, see *F[IGURE](#page-199-0) 103*) to service the sampled DRFM address. This DRFMpb command is supplemental to the device's RFM requirements and does not allow RAA count to be decremented. A DRFMpb command issued to a bank without a valid address sample will be executed as a regular RFMpb command.

Following a DRFMpb command to the GDDR7 SGRAM, any host-requested row address sample to the bank that received the DRFMpb command will be cleared from further use.

Aside from the DRFMpb command, a chip reset is the only other way to clear DRFM sampled addresses. DRFM sampled addresses will be retained during Self Refresh modes, requiring the host to resample prior to issuing a DRFMpb command if the address retained in a bank is no longer relevant. Additionally, no RAA credit is given to banks with DRFM sampled addresses, regardless of relevancy. **GDDR7 SGRAM, any homeory SGRAM, any homeory of the cleared from function of the cleared from function and dress retained in a bank M sampled addresses, regall l meet the same minimum see** *REFRES[H](#page-205-2) MANAGEMEN* 

The DRFMpb command scheduling shall meet the same minimum separation requirements like tRP, tRRD or tRREFD as for a RFMpb command (see *REFRESH MANAGEMENT (RFM)* section). DRFMpb commands and row commands such as Activate, Refresh (REFpb or REFab) or Refresh Management (RFMpb,  $RFMab$ ) to other banks are not supported while a DRFMpb command is in progress and the t<sub>DRFM</sub> timing has not been met. Precharge commands as well as Reads and Writes to different banks with or without auto precharge however are supported.

On average, no more than 1,024 DRFMpb commands are allowed to be issued to the same bank/row address combination within tREF.

## **6.13.2.1 Bounded Refresh Configuration**

The DRFMpb command refreshes physically adjacent neighboring rows to the DRFM sampled address, up to the distance specified by the Bounded Refresh Configuration (BRC) as defined by MR8 OP[4:3]. The SGRAM is responsible for applying a refresh ratio to the outermost rows being refreshed to protect the SGRAM from excessive refreshes on rows adjacent to the outermost rows.

For example, BRC2 will always refresh the  $+1$  physically adjacent neighboring rows, and the  $\pm 2$  physically adjacent neighboring rows may be refreshed at a reduced rate as determine by the SGRAM. Likewise, if BRC4 is programmed, the SGRAM will always refresh the  $\pm 1$ ,  $\pm 2$  and  $\pm 3$  physically adjacent neighboring rows, while applying a ratio to  $\pm 4$  physically adjacent neighboring rows. The support of BRC3 and BRC4 is optional and indicated in Vendor ID4 (IRA 3) bit DQ0.

The DRFM cycle time per row is  $tRRF = 60$ ns. The corresponding DRFMpb command duration tDRFM is determined by the selected BRC option and given as tDRFM =  $2 \times$  tRRF  $\times$  BRC as summarized in *T[ABLE](#page-211-0) 98*.

<span id="page-211-0"></span>

## **Table 98 — Bounded Refresh Configuration and tDRFM Timings**

## **6.14 Self Refresh**

In Self Refresh mode the GDDR7 SGRAM autonomously retains the data in the array without the need for the host to periodically issue Refresh commands. GDDR7 Self Refresh mode is not a low power mode like it was in GDDR6. The equivalent low power modes in GDDR7 are Self Refresh Sleep mode and Hibernate Self Refresh Sleep mode, which combine low power states with autonomous internal refresh provided by Self Refresh. See the *SLEEP MODES* section for more details on these other modes.

Self Refresh mode shall be entered whenever changes of the device configuration via MRS commands, CA bus training or data training are expected to take longer than allowed by the refresh requirements of the device. Entering Self Refresh prior to performing these operations will ensure that data in the array will autonomously be refreshed properly.

Self Refresh is entered with the Self Refresh Entry (SRE) command as shown in *F[IGURE](#page-212-0) 109*. The command is only allowed when all banks are precharged with tRP satisfied; it must be paired with a CNOP1 command on the column command inputs CA[4:3]; RNOP2 and CNOP2 commands must be issued during the tCPDED period following the SRE command. Upon entering Self Refresh the bank counter for REFpb will be reset by the DRAM.



NOTE  $1$  TR = Data Training.

<span id="page-212-0"></span>NOTE 2 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

### **Figure 109 — Self Refresh Entry and Exit Commands**

The CA interface and WCK receiver remain active upon entering Self Refresh mode, and a stable WCK clock must be maintained. The state of RCK is not affected by entering Self Refresh mode, and is allowed to change as described in the *READ CLOCK [\(RCK\)](#page-170-0)* section.

*T[ABLE](#page-213-0) 99* summarizes the commands allowed during self refresh mode; some of them are only allowed when the TR bit set to H with the SRE command.

The Self Refresh related IDD6 specification applies when the TR bit is set to L with the SRE command ("No Training") and only NOP commands are issued as shown in *F[IGURE](#page-213-1) 110;* higher power consumption shall be expected when any of the above operations is initiated while Self Refresh mode is active.

The channel initiates a minimum of one internal refresh once it enters Self Refresh mode.

## **6.14 Self Refresh (cont'd)**

<span id="page-213-0"></span>

#### **Table 99 — Commands Supported during Self Refresh**

The channel remains in Self Refresh mode even when a configuration change, CA bus training or data training have completed. The channel must be held in Self Refresh for at least tSR time.

Self Refresh mode is synchronously exited with the Self Refresh Exit (SRX) command as shown in *F[IGURE](#page-212-0)  [109](#page-212-0)*. A delay of at least tXS must be satisfied before a valid access command can be issued to the channel to allow for completion of any internal refresh in progress. RNOP2 and CNOP2 commands must be issued during that period. The channel can be put back into Self Refresh mode after issuing one extra REFab command. ust be held in Self Refresh<br>ed with the Self Refresh Ex<br>isfied before a valid access<br>efresh in progress. RNOP2<br>Put back into Self Refres<br>and SRX commands as wel<br>pn is enabled in MR15 OP0

CA parity is evaluated with the SRE and SRX commands as well as all commands issued while in Self Refresh mode when the parity calculation is enabled in MR15 OP0.



NOTE 1 Valid commands comprise MRS, IRD, RCKSTRT, RCKSTOP, LDFF, WRTR, RDTR or RDWTEC for data training when TR = H. CATE for entering CA Bus Training and SLE for entering Self Refresh Sleep mode can be issued regardless of the TR bit. See the *AC TIMINGS* section for timings between SRE and valid data training commands as they require additional timings to be met beyond tCPDED.

<span id="page-213-1"></span>NOTE 2 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

### **Figure 110 — Self Refresh Entry and Exit**

## **6.14 Self Refresh (cont'd)**



### **Table 100 — Signal States During Self Refresh**

**HUAWEI** 

## **6.15 Sleep Modes**

GDDR7 SGRAMs supports different variations of sleep modes to help reducing the device's power consumption during periods of no activity:

- Sleep mode: the channel is in a low power state without internal autonomous refresh; this mode is primarily intended for frequency changes with a duration shorter than the refresh requirements of the device, or cases where retaining data in the array is not required.
- Self Refresh Sleep mode: the channel is in the same low power state as above, but with internal autonomous refresh activated. This mode is equivalent to the Self Refresh mode of GDDR6.
- Hibernate Self Refresh Sleep mode: this mode is intended for longer periods of no activity; it sets the channel in a state with even lower power consumption than with Self Refresh Sleep mode, at the expense of a significantly extended period to return to normal operation.

Sleep mode can be entered from bank idle state with the Sleep Entry (SLE) command as shown in *F[IGURE](#page-216-0) 111*. Self Refresh Sleep mode can be entered from Self Refresh with the Sleep Entry (SLE) command, or directly from bank idle state with the Self Refresh Sleep Entry (SRSE) command as shown in *F[IGURE](#page-216-0) 111*. The commands must be paired with a CNOP1 command on the column command inputs CA[4:3]. Hibernate Self Refresh Sleep mode is entered instead of Self Refresh Sleep mode when the Hibernate bit in MR8 OP11 has been set prior to the SLE or SRSE command. Upon entering Self Refresh Sleep or Hibernate Self Refresh Sleep the bank counter for REFpb will be reset by the DRAM.

Both the Sleep Entry (SLE) command and the Self Refresh Sleep Entry (SRSE) command can only be issued when all banks are precharged with tRP satisfied, and when all previous Read or Write operations have completed. For Reads, a burst completion is defined as when the last data element including CRC has been transmitted on the data outputs (tRDSLE timing); for Writes, a burst completion is defined as when the last data element has been written to the memory array and the result of the write CRC check has been returned to the host (tWRSLE timing). Other operations, for example a MRS from bank idle or Self Refresh states, must meet the related timings before SRSE (bank idle) or SLE (Self Refresh) commands. See the *S[IMPLIFIED](#page-46-0) STATE DIAGRAM* for relevant commands and states legal from bank idle and Self Refresh. If prior to the SLE or SRSE<br>he bank counter for REFpb<br>and the Self Refresh Slee<br>ith tRP satisfied, and when<br>pletion is defined as when<br>RDSLE timing); for Writes<br>the memory array and the<br>ofther operations, for examp<br>fore SR

If RCK is configured to one of the Start/Stop modes and is running, it is required to stop RCK via the RCKSTOP command prior to Sleep mode entry (refer to the *READ CLOCK [\(RCK\)](#page-170-0)* section for details on RCK). If RCK is in the always running mode, there is no need to stop the RCK prior to entering Sleep. In this case the RCK will resume toggling during tRCK\_AON\_SLX.

RNOP2 and CNOP2 commands along with valid WCK clocks are required for a period of tCPDED cycles following the SLE or the SRSE command.
#### **6.15 Sleep Modes (cont'd)**



- NOTE 1 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.
- NOTE 2 The channel enters Hibernate Self Refresh Sleep mode when the Hibernate bit in MR8 OP11 has been set prior to the SLE or SRSE command.

#### **Figure 111 — Sleep Mode Entry Commands**

CA0 must be held High to keep the channel in any of the Sleep modes (Sleep, Self Refresh Sleep and Hibernate Self Refresh Sleep) while the channel's other external signals are "Don't care". CA[4:1] and WCK inputs are in ODT state. DQ and DQE signals as well as RCK t, RCK c and ERR outputs are in High-Z state. All power supplies (VDD, VDDQ, VPP) must be maintained at valid levels. Refer to *T[ABLE](#page-218-0) 101*.

The WCK clock is internally disabled during Sleep modes to save power. The host may change the WCK clock frequency or halt the WCK clock after the tCPDED timing has been met. Sleep Mode is the only state (except reset state) in which a clock frequency change is allowed.

The state that the channel shall enter upon Sleep mode exit must be selected prior to entering Sleep mode:

- Exit from Sleep mode: if the SLX2CAT mode register bit in MR0 OP5 is set to  $0_B$ , the channel will enter CA Bus Training after the tSLX timing has been met; if the bit is set to  $1_B$ , the channel will await the CSP command. uring Sleep modes to save<br>after the tCPDED timing hay<br>quency change is allowed.<br>on Sleep mode exit must be<br>X2CAT mode register bit is<br>t tSLX timing has been me
- Exit from Self Refresh Sleep mode: if the SRSLX2CAT mode register bit in MR0 OP6 is set to  $0_B$ , the channel will enter CA Bus Training Self Refresh after the tSLX timing has been met; if the bit is set to  $1_B$ , the channel will await the CSP command. Note that Self Refresh remains active, and a Self Refresh exit (SRX) command will be required before the channel can resume normal operation.

The minimum time that the channel must remain in Sleep mode is tSLEEP and tSRFSLP for Self Refresh Sleep mode.

The procedure for exiting Sleep mode requires a sequence of events.

- Sleep mode exit is asynchronously initiated when CA0 is pulled Low for at least tSLX time; the other CA inputs must be driven High during this time;
- The WCK clock must be stable when CA0 is pulled Low, and the WCK receiver will subsequently be enabled;
- After tSLX time has elapsed, if SLX2CAT (MR0 OP5) or SRSLX2CAT (MR0 OP6) are set to  $1_B$ , RNOP2/CNOP2 commands must be issued for at least tCSP\_PRE period, followed by one CSP command. Whereas if SLX2CAT or SRSLX2CAT (MR0 OP6) are set to  $0_B$ , RNOP2/CNOP2 commands must be issued for at least tSLX\_CAT followed by entry to CA Training.
- If the WCK frequency in MR12 OP[8:4] has changed, an extra time tSLXFC as shown in *F[IGURE](#page-217-0) 112* and *F[IGURE](#page-218-1) 113*.
- When in Self Refresh Sleep with Auto ECS operation enabled (MR22 OP11=1 $_{\rm B}$ ), the exit procedure requires tSLX\_ECS must be met before issuing the CSP command.
- After tCSP\_POST has elapsed, the device will return to bank idle state if exiting from Sleep mode, and to Self Refresh with  $TR = H$  state if exiting from Self Refresh Sleep mode.

## **6.15 Sleep Modes (cont'd)**

During Sleep modes the on-die termination (ODT) and driver will not be auto-calibrated. Recalibration will be automatically resumed within tSLX after Sleep mode exit or Self Refresh Sleep mode exit. No recalibration is performed when calibration update has been set to off in MR5 OP11.

CA parity is evaluated with the Sleep Entry or Self Refresh Sleep Entry commands when the parity calculation is enabled in MR15 OP0. CA parity calculation is suspended during Sleep modes and will be resumed during the tCSP\_PRE period prior to when the CSP command is allowed.

When enabled in MR0 OP0, CA bus inversion (CABI) is suspended during Sleep modes and will be resumed within the tCSP\_POST period following the CSP command. See the *C[OMMAND](#page-26-0) ADDRESS BUS I[NVERSION](#page-26-0) (CABI)* section for details on CABI.



- NOTE 1 CA0 is part of the row command bus CA[2:0] but broken out and shown separately to illustrate how CA0 assumes the function of a CKE input during Sleep Modes.
- NOTE 2 The states of CAPAR and CABI calculations are applicable when the functions are enabled in the respective mode registers.
- NOTE 3 The tSLXFC time is required to be observed only if the WCK frequency in MR12 OP[8:4] has changed.
- NOTE 4 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.
- NOTE 5 If RCK always on mode is enabled, RCK will restart asynchronously during tRCK\_AON\_SLX. See *AC TIMINGS* for details.
- <span id="page-217-0"></span>NOTE 6 The driving of CA0 low to signal Sleep exit is asynchronous. tSLEEP is counted from the SLE command to the first WCK\_t rising edge after CA0 is sampled low as WCK must be stable when CA0 is pulled low. tSLX is referenced from the same first WCK\_t rising edge.

**Figure 112 — Sleep Mode Entry and Exit**



#### **6.15 Sleep Modes (cont'd)**

<span id="page-218-1"></span>NOTE 8 When tSLX\_ECS has expired, the ECS logs will not be guaranteed to be updated. The ECS logs will be guaranteed to be updated after tSRSX\_ECSLOG\_UPD has expired.

#### **Figure 113 — Self Refresh Sleep Mode Entry and Exit**

<span id="page-218-0"></span>

#### **Table 101 — Signal States During Sleep Modes**

## **6.15 Sleep Modes (cont'd)**

### **6.15.1 Hibernate Self Refresh Sleep Mode**

Hibernate Self Refresh Sleep mode is a special mode that provides the same data retention as in the regular Self Refresh Sleep mode but allows the channel to disable additional circuits to achieve an even lower power consumption at the expense of a significantly extended period to return to normal operation. The full power savings can only be achieved when all 2 or 4 channels of the device (depending on the selected device configuration) are in Hibernate Self Refresh Sleep mode.

The Hibernate bit in MR8 OP11 is associated with Hibernate Self Refresh Sleep. The bit is self-clearing, meaning that an MRS command must set this bit any time the device shall enter Hibernate Self Refresh Sleep using the SLE or the SRSE command. See above for other conditions associated with these commands.

CA0 must be held High to keep the channel in Hibernate Self Refresh Sleep mode while the channel's other external signals are "Don't care". CA[4:1] and WCK inputs are in ODT state. DQ and DQE signals as well as RCK\_t, RCK\_c and ERR outputs are in High-Z state. All power supplies (VDD, VDDQ, VPP) must be maintained at valid levels. Refer to *T[ABLE](#page-218-0) 101*.

The minimum time that the channel must remain in Hibernate Self Refresh Sleep mode is tHSLEEP.

Exiting Hibernate Self Refresh Sleep requires a sequence of events as shown in *F[IGURE](#page-219-0) 114*.

- At first, CA0 must be pulled to Low for at least tXHP period and then be pulled High again.
- The channel is now in Self Refresh Sleep mode, and must be held in this mode for at least tXSH period, to retain data during the extended exit time from Hibernate Self Refresh Sleep mode.
- After tXSH period the sequence for Self Refresh Sleep mode exit shall be followed to return to normal operation.



NOTE 1 The channel enters Hibernate Self Refresh Sleep mode when the channel is in bank idle state and an SRSE command is issued as shown with the Hibernate bit set before. The channel also enters Hibernate Self Refresh Sleep mode when the channel is in Self Refresh mode and an SLE command is issued instead of the SRFSLE command.

NOTE 2 CA0 is part of the row command bus CA[2:0] but broken out and shown separately to illustrate how CA0 assumes the function of a CKE input during Hibernate Self Refresh Sleep Mode.

NOTE 3 The states of CAPAR and CABI calculations are applicable when the functions are enabled in the respective mode registers.

- NOTE 4 The tSLXFC time is required to be observed only if the WCK frequency in MR12 OP[8:4] has changed.
- <span id="page-219-0"></span>NOTE 5 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

### **Figure 114 — Hibernate Self Refresh Sleep Mode Entry and Exit**

### **6.16 Power-Down**

Entering Power-Down mode can reduce the operating power of the GDDR7 SGRAM during idle phases when all previous Read or Write operations have completed. For Reads, a burst completion is defined as when the last data element including CRC has been transmitted on the data outputs (tRDPDE timing); for Writes, a burst completion is defined as when the last data element has been written to the memory array and the result of the write CRC check has been returned to the host (tWRPDE timing).

Power-Down is entered with the Power-Down Entry (PDE) command as shown in *F[IGURE](#page-220-0) 115*. The command must be paired with a CNOP1 command on the column command inputs CA[4:3]. If Power-Down entry occurs when all banks are idle, this mode is referred to as Precharge Power-Down; if

Power-Down entry occurs when there is a row active in at least one bank, this mode is referred to as Active Power-Down.



<span id="page-220-0"></span>NOTE 1 WCK and CA are shown aligned (tWCK2CA = 0) for illustration purposes. CA training determines the needed offset between WCK and CA.

### **Figure 115 — Power-Down Entry and Exit Commands**

Power-Down mode can be entered while other operations such as row activation, precharge (including auto precharge), refresh or mode register set are in progress. The respective tACTPDE, tPREPDE, tREFPDE, and tMRSPDE timings must be met before entering Power-Down. The Power-Down related IDD2P or IDD3P specifications will not apply until such operations are complete.

Entering Power-Down deactivates the data input and output buffers while the CA and WCK input buffers and the ERR output remain enabled, awaiting a synchronous Power-Down exit. RCK\_t and RCK\_c outputs may be active or in High-Z state; they will keep their state while in power-down.

A stable WCK clock must be maintained and RNOP2 and CNOP2 commands must be continuously issued while in Power-Down. The channel must be held in Power-Down for at least tPD time. The maximum Power-Down duration is limited by the refresh requirements of the device, as no Refresh commands can be issued during Power-Down. Refer to the Refresh section for detail on refresh.

Power-Down mode is synchronously exited with the Power-Down Exit (PDX) command as shown in *F[IGURE](#page-221-0) 116*. RNOP2 and CNOP2 commands must be issued for at least tXP cycles following the Power-Down Exit command before the channel is back in either bank idle or bank active state and ready to receive subsequent access commands.

CA parity is evaluated with the PDE and PDX commands as well as all commands issued while in Power-Down mode when the parity calculation is enabled in MR15 OP0.

## **6.16 Power-Down (cont'd)**



NOTE 1 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

#### **Figure 116 — Power-Down Entry and Exit**

<span id="page-221-0"></span>



## **6.17 Frequency Change Sequence (fWCK)**

GDDR7 SGRAMs supporting multiple WCK frequencies allow the WCK frequency to be changed during the course of normal operation following the WCK Frequency Change Sequence. By following the sequence the device's data rate can be modified whenever only a fraction of the maximum available bandwidth is required by the current work load.

WCK frequency changes can take place after entering self refresh sleep or sleep mode using the standard WCK Frequency Change procedure.

The sequence requires the device to be properly given MR10 to MR15 to prepare the setting for the new WCK frequency before self refresh sleep or sleep mode entry.

The host must issue FD\_FLAG enable (MR0 OP11 =  $0<sub>B</sub>$ ) and MR10 to MR15 respect to the new fWCK for the device to suspend MR10 to MR15 setting before self refresh sleep or sleep entry and to have MR10 to MR15 changed after self refresh sleep exit or sleep mode exit.

The sequence requires the device to be properly placed into self refresh sleep or sleep before the frequency is changed from the existing stable frequency, Foriginal, to the new desired frequency, Fnew. The WCK Change Frequency Sequence procedure also requires changes to the Frequency Range mode register using MR12 bits OP[8:4], depending on whether the feature is supported.

The DRAM vendor's datasheet shall be consulted regarding the supported frequencies for WCK Frequency Change Sequence, and any dependencies of AC timing parameters on the selected frequency.

Step 1) Wait until all commands have finished, all banks are idle or Self Refresh.

Step 2) Issue FD\_FLAG (MR0 OP11=0) & MR10 to MR15 MRS commands to suspend frequency related MRS change.

If the new desired WCK clock frequency requires termination, enable the CA termination before switching to the new frequency if it is not already enabled. ished, all banks are idle of<br>
which is not already enabled.<br>
Huaday enabled.<br>
Suppose the set of the se

- Step 3) Issue SRSE or SLE command followed by NOP until tCPDED is met.
- Step 4) Change the WCK clock frequency and wait until clock is stabilized.
- Step 5) Exit Self Refresh Sleep or Sleep and wait for tSLX + tSLXFC + tSLX\_CAT or tSLX + tSLXFC + tCSP\_PRE.
- Step 6) Perform CA training and issue CATX command wait for tCATX to reach intermediate state if SRSLX2CAT or SLX2CAT is enabled (MR0 OP5 or OP6 = 0).

After tCATX or tSLX + tSLXFC + tCSP\_PRE, issue CSP command and wait tCSP\_POST.

Step 7) Perform READ and WRITE training, if required.

Issue SRX command and wait for tXS if self refresh sleep mode was entered at Step 3. The self refresh exit procedure must be met.

Step 8) Device is ready for normal operation after any necessary interface training.

NOTE: Either in Step 2 or Step 7 other Mode Register settings, for example, RLmrs, WLmrs, or etc. that need to change, should be set for the new frequency before any training and the device is ready for normal operation. Otherwise, proper operation cannot be guaranteed.

JEDEC Standard No. 239.01

Page 206

#### **6.17 Frequency Change Sequence (fWCK) (cont'd)**



NOTE 1 WCK frequency change at SLEEP mode and SLX2CAT disabled for illustration

NOTE 2 The channel enters Self Refresh Sleep mode when the channel was in bank idle state and an SRFSLE command is issued instead of the SLE command.

NOTE 3 CA Training and Data Training must be executed if required after WCK frequency change.

NOTE 4 CA0 is part of the row command bus CA[2:0] but broken out and shown separately to illustrate how CA0 assumes the function of a CKE input during Sleep Mode.

NOTE 5 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-1)* section for more details.

#### **Figure 117 — Example of WCK Frequency Change**

#### **6.18 Dynamic Voltage Sequence (DVS)**

GDDR7 SGRAMs supporting multiple supply voltages allow the supply voltage to be changed during the course of normal operation using the Dynamic Voltage Switching (DVS) feature. By using DVS the device's power consumption can be reduced whenever the operating frequency is supported at a lower voltage.

DVS requires the device to be properly placed into self refresh sleep or sleep mode before the voltage is changed from the existing stable voltage, Voriginal, to the new desired voltage, Vnew. The DVS procedure may also require changes to the VDD Range mode register using MR12 bits OP[1:0] and the VDDQ Range mode register using MR12 bits OP[3:2], depending on whether the feature is supported. The DRAM vendor's datasheet shall be consulted regarding the supported supply voltages for DVS, and any dependencies of AC timing parameters on the selected supply voltage. WCK frequency changes can also take place after entering self refresh sleep or sleep mode using the standard WCK Frequency Change procedure. A WCK frequency change in conjunction with DVS is required if tWCK is less than tWCKmin supported by Vnew. In this case normal device operation including self refresh sleep or sleep exit is not guaranteed without a frequency change.

Once self refresh sleep or sleep is entered, tCPDED must be met before the supply voltage is allowed to transition from Voriginal to Vnew. After VDD and VDDQ are stable at Vnew, tVS must be met to allow for internal voltages in the device to stabilize before self refresh sleep or sleep mode may be exited. During the voltage transition the voltage must not go below Vmin of the lower voltage of either Voriginal or Vnew in order to prevent false chip reset. Vmin is the minimum voltage allowed by VDD or VDDQ in the DC operating conditions table. or go below vmin or the lot<br>in is the minimum voltage<br>charge all banks or self refi<br>) on the device.<br>0) & MR10 to MR15 MR<br>aange.<br>Is to set VDD Range and V

- Step 1) Complete all operations and precharge all banks or self refresh on all active channels (either 2 or 4 depending on the configuration) on the device.
- Step 2) Issue FD FLAG (MR0 OP11=0) & MR10 to MR15 MRS commands on all active channels to suspend voltage related MRS change.

Also issue other MRS commands to set VDD Range and VDDQ Range to proper values for Vnew. This step is only required when the VDD Range and VDDQ Range mode register field is supported by the device. The DRAM vendor's datasheet should be consulted to verify if the feature is supported.

- Step 3) Enter self refresh sleep or sleep mode on all active channels. Self refresh sleep and Sleep entry procedure must be met.
- Step 4) Wait required time tCPDED before changing voltage to Vnew.
- Step 5) Change VDD and VDDQ to Vnew.
- Step 6) Wait required time tVS for voltage stabilization.
- Step 7) Exit sleep mode and wait for tSLX or tSLX + tCATE. The sleep exit procedure must be met.

Perform CA training and issue CATX command wait for tCATX to reach intermediate state if SRSLX2CAT or SLX2CAT is enabled (MR0 OP5 or OP6 = 0). After tCSP PRE, issue CSP command on all active channels and wait until tCSP\_POST.

- Step 8) Issue MRS commands to adjust mode register settings as desired (e.g., latencies, CRC on/off).
- Step 9) Perform any interface training as required.
- Step 10) Issue SLX command on all active channels and the sleep exit procedure must be met if self refresh sleep mode was entered at Step 3. Continue normal operation

JEDEC Standard No. 239.01

Page 208

#### **6.18 Dynamic Voltage Sequence (DVS) (cont'd)**



- NOTE 1 DVS at SLEEP mode and SLX2CAT disabled for illustration purposes.
- NOTE 2 The channel enters Self Refresh Sleep mode when the channel was in bank idle state and an SRFSLE command is issued instead of the SLE command.
- NOTE 3 CA Training and Data Training must be executed if required after DVS.
- NOTE 4 CA0 is part of the row command bus CA[2:0] but broken out and shown separately to illustrate how CA0 assumes the function of a CKE input during Sleep Mode.
- NOTE 5 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-1)* section for more details.
- NOTE 6 The tSLXFC time is required to be observed only if the WCK frequency in MR12 OP[8:4] has changed.

#### **Figure 118 — Example of Dynamic Voltage Change**

## **7 Data Integrity**

GDDR7 SGRAMs include several features to ensure the integrity of the data either in the DRAM cells or during Read and Write operations.





## **7.1 Read and Write CRC**

GDDR7 SGRAMs support Cyclic Redundancy Check (CRC) data link protection for read and write operations. The WRCRC bit in MR0 OP4 controls CRC for Writes, and the RDCRC bit in MR0 OP5 controls CRC for Reads. Both bits default to disabled and must be enabled if desired prior to a read or write operation.

The GDDR7 CRC is computed for each burst transfer on the data and associated meta data (Severity and Poison). During reads the GDDR7 SGRAM calculates and sends the CRC on the DQE signal to the host controller, that calculates the CRC on the received data and compares the result to validate the transfer. During writes the host calculates and sends the CRC to the DRAM, together with the write data, the DRAM calculates the CRC on the received data and compares it with the received CRC. In case of a mismatch the DRAM returns to the host an error flag (WRCRC2ERR) on the ERR signal if this option is enabled as described before. Refer to the *ERR S[IGNAL](#page-43-0)* section for more details on the ERR signal protocol.

<b>Error Type</b>	<b>Detection Ratio<sup>1</sup></b>				
Single Bit	100%				
Double Bit	100%				
Triple Bit	100%				
<b>Ouad Bit</b>	$~299.95\%$				
Random Odd Count	100%				
Random Burst <sup>2</sup>	$-99.99\%$				
NOTE <sub>1</sub> Detection ratios are calculated for the CRC-9 $(0x14b)$ polynomial applied on half of the burst $(164 \text{ bits})$ .					
Even / Odd interleaved CRC generation maximizes burst error detection (up to 18) NOTE <sub>2</sub> bits)					

**Table 104 — GDDR7 CRC Error Detection Details** 

CRC is supported in NRZ and PAM3 modes. In PAM3 mode, the CRC is calculated on the PAM3 encoded burst data plus the encoded burst metadata (poison and severity), that amounts for a total of 328 bits per transfer. The GDDR7 SGRAMs allocate 18 bits for the checksum code that are transmitted on the DQE signal, together with other burst data as shown in *F[IGURE](#page-228-0) 120*. The CRC computation is performed by two CRC blocks where each block applies the same CRC-9  $(x^9 + x^7 + x^4 + x^2 + x + 1)$  polynomial on even and odd bits of the burst separately. The checksum code is PAM3 encoded at the output of the CRC blocks, as shown in *F[IGURE](#page-227-0) 119*, in PAM3 mode as well as in NRZ mode.



<span id="page-227-0"></span>NOTE 1 The 9-bit output of the CRC blocks is always encoded to PAM3 compliant 12-bit wide codes, using 3 x 3b2S encoders as shown in the drawing, either in NRZ or PAM3 modes. For details on the 3b2S encoder please refer to the *[PAM3](#page-28-0)* section.

### **Figure 119 — CRC-9 Even and Odd Blocks and Output Encoding**

#### **7.1 Read and Write CRC (cont'd)**

In NRZ mode the same CRC scheme applies, however the calculation is carried on the 256 bits of the data burst without encoding, plus the encoded metadata. Still the CRC computes over a total of 328 bits, where the bits that would correspond to DQ8 and DQ9 (disabled in NRZ mode) and the remainder data bits in



NOTE 1 The 0 to 163 index numbers in the table illustrate the input bit order for the CRC blocks, as shown in *F[IGURE](#page-229-0) 122*.

<span id="page-228-0"></span>NOTE 2 The Enc\_MD, Enc\_Data\_DQE, Enc\_crc\_even and Enc\_crc\_odd labels correspond to the input/output variables in *F[IGURE](#page-230-0) 123*, the bit order matches the PAM3 burst bit mapping, please refer to the *PAM3* section for details.





NOTE 1 The 0 to 163 index numbers in the table illustrate the input bit order for the CRC blocks, as shown in *F[IGURE](#page-229-0) 122*, and the Enc\_crc\_even and Enc\_crc\_odd describe the CRC output bit order in the DQE burst data transfer.

NOTE 2 In NRZ the data burst is not PAM3 encoded, thus only 256 data bits per transfer are transmitted. To keep the same CRC encoding scheme with 328 input bits, the bit positions that would correspond to the data transferred on DQ8 and DQ9 as well as the DQE data remainder in PAM3 mode are considered fix to one for the CRC computation and grayed out in this table.

NOTE 3 The Enc\_MD, Enc\_Data\_DQE, Enc\_crc\_even and Enc\_crc\_odd labels correspond to the input/output variables in *F[IGURE](#page-230-0) 123*, the bit order matches the PAM3 burst bit mapping, please refer to the *[PAM3](#page-28-0)* section for details.

#### **Figure 121 — DQ to CRC Input Bit Assignation and DQE Burst Bit Order in NRZ**

<span id="page-228-1"></span>The GDDR7 SGRAMs implementation of the 0x14b CRC-9 polynomial in RTL is shown in *F[IGURE](#page-229-0) 122*, the input and output bit ordering for the CRC blocks is shown in *F[IGURE](#page-228-0) 120* for PAM3 and in *F[IGURE](#page-228-1) 121* for NRZ.

# **7.1 Read and Write CRC (cont'd)**

// This module contains a combinatorial parallel 9-bit CRC implementation
// Polynomial 0x14b: X^9+X^7+X^4+X^2+X^1+1
module crc( din, cout );
$input$ $[163:0]$ din;
output $[8:0]$ cout;
assign cout[0] = din[0] ^ din[2] ^ din[4] ^ din[5] ^ din[6] ^ din[0] ^ din[1] ^ din[1] ^ din[12] ^ din[12] ^ din[13] ^ din din[44] ^ din[45] ^ din[49] ^ din[51] ^ din[52] ^ din[53] ^ din[54] ^ din[55] ^ din[55] ^ din[55] ^ din[65] ^ din[65] ^ din[65] ^ din[65] ^ din[65] ^ din[65] ^ din[70] ^ din[72] ^ din[73] ^ din[74] ^ din[76] ^ din[77] ^ di din[80] ^ din[83] ^ din[85] ^ din[87] ^ din[91] ^ din[92] ^ din[94] ^ din[95] ^ din[96] ^ din[199] ^ din[102] ^ din[103] ^ din[105] ^ din[105] ^ din[110] ^ din[111] ^ din[111] ^ din[112] ^ din[113] ^ din[114] ^ din[115] ^ din[117] ^ din[118] ^ din[119] ^ din[120] ^ din[122] ^ din[123] ^ din[126] ^ din[131] ^ din[132] ^ din[135] ^ din[136] ^ din[140] ^ din[147] ^ din[148] ^ din[150] ^ din[154] ^ din[154] ^ din[156] ^ din[158] ^ din[158] ^ di
assign cout[1] = din[0] ^ din[1] ^ din[2] ^ din[2] ^ din[3] ^ din[4] ^ din[8] ^ din[11] ^ din[11] ^ din[11] ^ din[21] ^ din[24] ^ din[26] ^ din[26] ^ din[30] ^ din[32] ^ din[32] ^ din[35] ^ din[39] ^ din[40] ^ din[40] ^ di din[46] ^ din[49] ^ din[50] ^ din[51] ^ din[58] ^ din[63] ^ din[63] ^ din[67] ^ din[67] ^ din[70] ^ din[70] ^ din[72] ^ din[75] ^ din[75] ^ din[70] ^ din[79] ^ din[80] ^ din[81] ^ din[83] ^ din[84] ^ din[85] ^ din[85] ^ di din[88] ^ din[91] ^ din[93] ^ din[93] ^ din[93] ^ din[99] ^ din[101] ^ din[102] ^ din[105] ^ din[105] ^ din[107] ^ din[110] ^ din[116] ^ din[117] ^ din[121] ^ din[122] ^ din[124] ^ din[126] ^ din[127] ^ din[131] ^ din[133] ^ din[135] ^ din[137] ^ din[140] ^ din[141] ^ din[147] ^ din[149] ^ din[150] ^ din[151] ^ din[153] ^ din[155] ^ din[155] ^ din[156] ^ din[157] ^ din[157] ^ din[158] ^ din[159] ^ din[159] ^ din[152];
assign cout[2] = din[0] ^ din[1] ^ din[3] ^ din[6] ^ din[7] ^ din[9] ^ din[11] ^ din[14] ^ din[17] ^ din[12] ^ din[20] ^ din[23] ^ din[25] ^ din[30] ^ din[30] ^ d din[39] ^ din[40] ^ din[41] ^ din[43] ^ din[45] ^ din[47] ^ din[49] ^ din[50] ^ din[53] ^ din[55] ^ din[57] ^ din[57] ^ din[57] ^ din[57] ^ din[57] ^ din[57] ^ di din[84] ^ din[86] ^ din[86] ^ din[88] ^ din[89] ^ din[96] ^ din[98] ^ din[99] ^ din[108] ^ din[110] ^ din[112] ^ din[113] ^ din[115] ^ din[115] ^ din[120] ^ din[125] ^ din[125] ^ din[127] ^ din[128] ^ din[128] ^ din[128] ^ din[134] ^ din[135] ^ din[138] ^ din[140] ^ din[141] ^ din[142] ^ din[147] ^ din[151] ^ din[152] ^ din[153] ^ din[157] ^ din[159] ^ din[160] ^ din[161] ^ din[162] ^ din[163];
assign cout[3] = din[1] ^ din[2] ^ din[4] ^ din[7] ^ din[8] ^ din[10] ^ din[12] ^ din[15] ^ din[18] ^ din[20] ^ din[23] ^ din[24] ^ din[25] ^ din[25] ^ din[27] ^ din[31] ^ din[31] ^ din[31] ^ din[31] ^ din[31] ^ din[31] ^ din[40] ^ din[41] ^ din[42] ^ din[44] ^ din[46] ^ din[46] ^ din[50] ^ din[51] ^ din[54] ^ din[55] ^ din[55] ^ din[55] ^ din[50] ^ din[60] ^ din[64] ^ din[66] ^ din[56] ^ din[72] ^ din[75] ^ din[75] ^ din[82] ^ din[82] ^ di din[85] ^ din[87] ^ din[87] ^ din[89] ^ din[99] ^ din[92] ^ din[99] ^ din[100] ^ din[100] ^ din[111] ^ din[113] ^ din[114] ^ din[115] ^ din[116] ^ din[120] ^ din[120] ^ din[126] ^ din[127] ^ din[128] ^ din[129] ^ din[129] din[135] ^ din[136] ^ din[139] ^ din[141] ^ din[142] ^ din[143] ^ din[148] ^ din[152] ^ din[153] ^ din[154] ^ din[158] ^ din[150] ^ din[161] ^ din[152] ^ din[153];
assign cout[4] = din[0] ^ din[3] ^ din[4] ^ din[4] ^ din[5] ^ din[7] ^ din[8] ^ din[12] ^ din[12] ^ din[13] ^ din[13] ^ din[12] ^ din[20] ^ din[22] ^ din[22] ^ din[23] ^ din[25] ^ din[25] ^ din[28] ^ din[30] ^ din[30] ^ di din[34] ^ din[36] ^ din[38] ^ din[39] ^ din[41] ^ din[42] ^ din[44] ^ din[47] ^ din[53] ^ din[59] ^ din[59] ^ din[69] ^ din[63] ^ din[64] ^ din[68] ^ din[70] ^ din[72] ^ din[74] ^ din[77] ^ din[78] ^ din[84] ^ din[86] ^ din[87] ^ din[87] ^ din[90] ^ din[92] ^ din[93] ^ din[94] ^ din[95] ^ din[95] ^ din[99] ^ din[103] ^ din[102] ^ din[105] ^ din[105] ^ din[105] ^ din[111] ^ din[113] ^ din[118] ^ din[118] ^ din[118] ^ din[118] ^ d din[120] ^ din[121] ^ din[123] ^ din[126] ^ din[127] ^ din[128] ^ din[129] ^ din[130] ^ din[131] ^ din[132] ^ din[135] ^ din[135] ^ din[137] ^ din[142] ^ din[143] ^ din[144] ^ din[147] ^ din[149] ^ din[149] ^ din[149] ^ di din[155] ^ din[156] ^ din[158] ^ din[159] ^ din[162] ^ din[163];
assign cout[5] = din[1] ^ din[4] ^ din[5] ^ din[7] ^ din[8] ^ din[9] ^ din[10] ^ din[10] ^ din[14] ^ din[18] ^ din[19] ^ din[19] ^ din[21] ^ din[22] ^ din[23] ^ din[25] ^ din[25] ^ din[26] ^ din[29] ^ din[31] ^ din[31] ^ d din[35] ^ din[37] ^ din[39] ^ din[40] ^ din[42] ^ din[43] ^ din[48] ^ din[48] ^ din[54] ^ din[55] ^ din[55] ^ din[69] ^ din[62] ^ din[64] ^ din[65] ^ din[73] ^ din[73] ^ din[75] ^ din[78] ^ din[79] ^ din[79] ^ din[85] ^ di din[87] ^ din[88] ^ din[89] ^ din[91] ^ din[93] ^ din[94] ^ din[95] ^ din[96] ^ din[97] ^ din[199] ^ din[102] ^ din[102] ^ din[104] ^ din[104] ^ din[107] ^ din[107] ^ din[114] ^ din[114] ^ din[117] ^ din[119] ^ din[129] ^ din[122] ^ din[122] ^ din[124] ^ din[127] ^ din[128] ^ din[129] ^ din[130] ^ din[131] ^ din[132] ^ din[133] ^ din[134] ^ din[136] ^ din[138] ^ din[143] ^ din[144] ^ din[145] ^ din[148] ^ din[149] ^ din[150] ^ din[150] ^ di din[156] ^ din[157] ^ din[159] ^ din[160] ^ din[163];
assign cout[6] = din[2] ^ din[5] ^ din[6] ^ din[8] ^ din[9] ^ din[10] ^ din[11] ^ din[14] ^ din[15] ^ din[18] ^ din[20] ^ din[23] ^ din[23] ^ din[25] ^ din[25] ^ din[25] ^ din[25] ^ din[25] ^ din[27] ^ din[30] ^ din[32] ^ din[36] ^ din[39] ^ din[39] ^ din[40] ^ din[41] ^ din[43] ^ din[44] ^ din[49] ^ din[55] ^ din[55] ^ din[65] ^ din[60] ^ din[63] ^ din[65] ^ din[55] ^ din[70] ^ din[79] ^ din[79] ^ din[79] ^ din[79] ^ din[80] ^ din[80] ^ di din[88] ^ din[89] ^ din[90] ^ din[92] ^ din[94] ^ din[95] ^ din[96] ^ din[97] ^ din[97] ^ din[100] ^ din[101] ^ din[103] ^ din[104] ^ din[105] ^ din[107] ^ din[122] ^ din[123] ^ din[125] ^ din[128] ^ din[129] ^ din[130] ^ din[131] ^ din[132] ^ din[133] ^ din[134] ^ din[135] ^ din[135] ^ din[137] ^ din[139] ^ din[144] ^ din[145] ^ din[146] ^ din[149] ^ din[150] ^ din[151] ^ di din[157] ^ din[158] ^ din[160] ^ din[161];
assign cout[7] = din[0] ^ din[2] ^ din[3] ^ din[3] ^ din[4] ^ din[5] ^ din[9] ^ din[10] ^ din[10] ^ din[15] ^ din[10] ^ din[10] ^ din[21] ^ din[24] ^ din[28] ^ din[30] ^ din[37] ^ din[37] ^ din[37] ^ din[41] ^ din[42] ^ din[43] ^ din[47] ^ din[49] ^ din[50] ^ din[51] ^ din[52] ^ din[53] ^ din[54] ^ din[55] ^ din[61] ^ din[62] ^ din[65] ^ din[65] ^ din[66] ^ din[66] ^ din[70] ^ din[70] ^ din[71] ^ din[74] ^ din[75] ^ din[76] ^ din[76] ^ di din[81] ^ din[83] ^ din[85] ^ din[89] ^ din[90] ^ din[92] ^ din[93] ^ din[94] ^ din[97] ^ din[108] ^ din[101] ^ din[103] ^ din[104] ^ din[108] ^ din[109] ^ din[109] ^ din[109] ^ din[109] ^ din[111] ^ din[112] ^ din[113] ^ din[116] ^ din[117] ^ din[118] ^ din[120] ^ din[121] ^ din[124] ^ din[129] ^ din[130] ^ din[133] ^ din[133] ^ din[138] ^ din[148] ^ din[146] ^ din[146] ^ din[151] ^ din[151] ^ din[152] ^ din[154] ^ din[159] ^ din[159] ^ di
assign cout[8] = din[1] ^ din[3] ^ din[4] ^ din[4] ^ din[5] ^ din[10] ^ din[10] ^ din[16] ^ din[17] ^ din[17] ^ din[18] ^ din[28] ^ din[26] ^ din[26] ^ din[31] ^ din[32] ^ din[33] ^ din[38] ^ din[42] ^ din[42] ^ din[42] ^ din[44] ^ din[48] ^ din[50] ^ din[51] ^ din[52] ^ din[53] ^ din[54] ^ din[55] ^ din[55] ^ din[62] ^ din[71] ^ din[72] ^ din[73] ^ din[75] ^ din[75] ^ din[77] ^ di din[82] ^ din[84] ^ din[84] ^ din[81] ^ din[90] ^ din[91] ^ din[93] ^ din[94] ^ din[95] ^ din[98] ^ din[109] ^ din[102] ^ din[104] ^ din[105] ^ din[109] ^ din[110] ^ din[111] ^ din[112] ^ din[112] ^ din[114] ^ din[114] ^ d din[117] ^ din[118] ^ din[119] ^ din[121] ^ din[122] ^ din[125] ^ din[130] ^ din[131] ^ din[134] ^ din[135] ^ din[139] ^ din[146] ^ din[147] ^ din[147] ^ din[149] ^ din[152] ^ din[155] ^ din[155] ^ din[155] ^ din[160] ^ di
endmodule

<span id="page-229-0"></span>**Figure 122 — RTL Implementation of the CRC Calculation Based on the Given CRC-9 Polynomial**

#### **7.1 Read and Write CRC (cont'd)**

**assign** crc\_even\_in **=** CRC\_en**?** PAM3 **? {** Enc\_data\_DQE**[**4**,**2**,**0**],** Enc\_MD**[**0**], ,**Enc\_data\_DQ9**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ8**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ7**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ6**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ5**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ4**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ3**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ2**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ1**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**] ,**Enc\_data\_DQ0**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**]} : {**3'b111**,** Enc\_MD**[**0**],** 32'hFFFFFFFF **,**DQ7**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ6**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ5**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ4**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ3**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ2**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ1**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**], ,**DQ0**[**30**,**28**,**26**,**24**,**22**,**20**,**18**,**16**,**14**,**12**,**10**,**8**,**6**,**4**,**2**,**0**]} : {**164**{**1'b1**}}; assign** crc even $[8:0]$  = crc(crc even in $[163:0]$ ); **assign** Enc\_crc\_even**[**3**:**0**] =** CRC\_en **?** 3b2s\_crc**(**CRC\_even**[**2**:**0**]) :** 4'hF**; assign** Enc\_crc\_even $[7:4]$  = CRC\_en **?** 3b2s crc(CRC\_even $[5:3]$ ) **:**  $4'$ hF; **assign** Enc\_crc\_even**[**11**:**8**] =** CRC\_en **?** 3b2s\_crc**(**CRC\_even**[**8**:**6**]) :** 4'hF**; assign** crc\_odd\_in **=** CRC\_en**?** PAM3 **? {**Enc\_data\_DQE**[**5**,**3**,**1**],** Enc\_MD**[**1**], ,**Enc\_data\_DQ9**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ8**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ7**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ6**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ5**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ4**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ3**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ2**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ1**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**] ,**Enc\_data\_DQ0**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**]} : {**3'b111**,** Enc\_MD**[**1**],** 32'hFFFFFFFFF**, ,**DQ7**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ6**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ5**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ4**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ3**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ2**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ1**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**], ,**DQ0**[**31**,**29**,**27**,**25**,**23**,**21**,**19**,**17**,**15**,**13**,**11**,**9**,**7**,**5**,**3**,**1**]} : {**164**{**1'b1**}}; assign** crc  $odd[8:0] = circ(crc)$  odd  $in[163:0])$ ; **assign** Enc\_crc\_odd[3**:**0] = CRC\_en **?** 3b2s crc**(CRC\_odd[2:0]) :** 4'hF; **assign** Enc\_crc\_odd $[7:4]$  = CRC\_en **?** 3b2s\_crc**(**CRC\_odd $[5:3]$ ) **:** 4'hF; **assign** Enc\_crc\_odd**[**11**:**8**] =** CRC\_en **?** 3b2s\_crc**(**CRC\_odd**[**8**:**6**]) :** 4'hF**; HUAWEI** 

<span id="page-230-0"></span>**Figure 123 — RTL Implementation of the CRC Input and Output Bit Assignments**

# **7.2 On-Die ECC**

## **7.2.1 On\_Die ECC Overview**

The GDDR7 device uses on-die ECC, an error scrubbing mechanism, and a real-time error transparency protocol to achieve a high level of system RAS.

## **GDDR7 on-die ECC features:**

- Correction and detection minimum capabilities on each 256b access
	- o 100% 1b error correction
	- o 100% 2b error detection
	- $\circ$  99.3% average of  $\geq$ =3b error detection (value optionally included in vendor datasheet)
- On-die ECC real-time transparency
	- o One bit in READ data packet to signal 'no error' vs 'uncorrectable error'
- Automated on-die error scrubbing mechanism
	- o Auto-ECS during REFab and SRF operation has MR for enable/disable
	- o Errors are only logged during ECS

An overview of an example GDDR7 on-die ECC engine is shown in *F[IGURE](#page-231-0) 124*.



<span id="page-231-0"></span>**Figure 124 — On-die ECC Overview Diagram Example**

## **7.2.2 On-Die ECC Requirements**

## **On-die ECC Engine:**

GDDR7 on-die ECC has a codeword size dependent on the DRAM architecture to achieve the minimum error correction/detection capabilities listed below for each 256b access:

- 100% 1b error correction
- 100% 2b error detection
- 99.3% average of  $>=$ 3b error detection (value optionally included in vendor datasheet)

There will be a minimum of 16b parity per 256b user data. An example implementation is 256b user data + 9b SEC + 7b CRC for a total codeword size of 272b. The specific ECC H-matrix used and the number of codewords is implementation specific.

On Reads the DRAM corrects all errors that are less than or equal to error correcting capability of the ECC engine before transmitting the corrected data to the memory controller. The DRAM shall not write the corrected data back to the array during a read cycle.

On writes the DRAM computes the parity bits and writes the data and parity bits to the array.

## **7.2.3 DRAM Fault Isolation Requirements**

There are no specific fault boundaries defined.

### **7.2.4 Poison**

GDDR7 supports the ability for a host to flag individual data packet (256b) as poisoned. Host may use this to mark known-bad data packets. Poison support is enabled/disabled using MR0 OP10. Example of the set of the support is enabled/disable and DRAM on writes or a

Data packets transferred between host and DRAM on writes or reads include a flag indicating the data packet is poisoned.

For write data packets with this flag set the DRAM stores the information that this data packet is poisoned.

Host must include valid data in the write data packet received by the DRAM. DRAM is not required to store the provided write data when the poison flag is set, though it may choose to do so.

On reads when the DRAM sees valid poison information it will set the poison flag in the read data packet. Valid data must be included as part of the read data packet. It may be a vendor specific fixed pattern or contents from the DRAM.

How poison is stored in the DRAM is vendor dependent. It may be an additional physical bit, a virtual bit, a specific pattern of error, or some other method. Regardless of the method used the poison information must be covered by the on-die ECC. The DRAM must be able to differentiate between good data, correctable data, poison data, and uncorrectable data. Known-bad poisoned data may deteriorate into uncorrectable data whose poison status cannot be relied upon.

If the host disables poison after poisoning addresses, the data and severity returned by the DRAM when reading addresses that were previously poisoned is undefined. The host must write without poison to any previously poisoned addresses to clear any poison flags if valid data is expected at those addresses. The poison flags can be cleared before or after disabling of the poison MRS.

## **7.2.5 On-Die ECC Transparency Protocol**

A GDDR7 device must provide transparency of actions by the on-die ECC engine. The specific information to be conveyed and the method of conveyance is given in *T[ABLE](#page-233-0) 105*.

<span id="page-233-0"></span>



**Auto ECS Severity and Poison**: During Auto ECS read operations, the DRAM will not record and ignore properly poisoned addresses in either the UE address capture or UE count. The DRAM will check for new CE or UE errors and record them based on the logging configuration mode register settings.

**Real-time Severity Metadata:** The GDDR7 device includes a mode register, MR0 OP9, to enable or disable the severity signaling by the GDDR7 device in real-time to the host. The severity of an error (SEV) denotes the outcome of the on-die ECC processing over a codeword(s) during a READ operation. Uncorrected Error (UE) and No Error (NE) are the valid severity the DRAM will provide the host in realtime. **DDR7** device includes a 1<br>**DR7** device in real-time to<br>**CC** processing over a co<br>**NE**) are the valid severity t<br>arge the DRAM will check<br>the options are enabled. In

During Reads or Reads with Autoprecharge the DRAM will check to see if the data was poisoned by the host and/or will check for severity if the options are enabled. In PAM3 mode, Severity and Poison are encoded on DQE using one PAM3 symbol with UE taking precedent in case of both a UE and PSN event. Severity and Poison transmission in PAM3 mode will use the encoding shown in *T[ABLE](#page-233-1) 106* for each transaction.

<span id="page-233-1"></span>In NRZ mode, Severity data (read only) and Poison data (read and write) is transmitted in the DQE packet as the binary representation of the encoded symbol from *T[ABLE](#page-233-1) 106.*



#### **Table 106 — DQE Severity/Poison (SEV/PSN) Bit Truth Table**

## **7.2.6 Error Check and Scrub (Auto ECS)**

The GDDR7 device will implement an Auto ECS function. Auto ECS will use on-die ECC and operate in the background during REFab (with TR=L), Self Refresh (with TR=L) and Self Refresh Sleep periods when enabled using the ECS\_ON field in MR22 OP11. Auto ECS allows the DRAM to internally read, detect errors, correct errors, and write back corrected data bits to the array (scrub errors). Any errors corrected by on-die ECC during Auto ECS must be logged in the transparency registers according to the rules described in this section.

During Auto ECS, the internal Read-Modify-Write cycle will:

- 1. Read the entire code-word(s) from the DRAM array.
- 2. If the ECC engine detects a correctable error, the error will be corrected, and code-word(s) will be written back to DRAM.
- 3. If an error is detected in the code-word(s) and is uncorrectable, the bits in the code-word(s) will not be modified. The code-word(s) must not be written back to DRAM.
- 4. If the ECC engine detects no error, the DRAM may choose to write the resultant code-word(s) back to DRAM or not.

The DRAM can only guarantee valid ECS operations if array bits are written to prior to enabling ECS operations, thus enabling DRAM to calculate the proper initial parity bits.

### **Auto ECS related MR control:**

<b>Auto ECS related MR control:</b>						
Table 107 – ECS Mode Registers						
<b>ECS Mode</b>	Mode Register Value (Default all Disabled)					
Auto ECS $(ECS_ON)$	MR22 OP11: $1_B$ = enabled, $0_B$ = disabled					
Auto ECS reset (ECS_RESET)	MR22 OP10: $1_B$ = reset (self-clearing), $0_B$ = disabled					
Auto ECS error flag reset (ECS_FLAG_RESET)	MR22 OP9: $1_B$ = reset (self-clearing), $0_B$ = disabled					
Auto ECS error log overwrite rules (ECS LOG RULES)	MR22 OP8: $1_B$ = overwrite, $0_B$ = maintain					
NOTE <sub>1</sub> REFab commands with $TR = L$ used for ECS will count toward refresh credit. NOTE <sub>2</sub>	When ECS enabled, the host must issue REFab commands with $TR = L$ at an average rate of tECS int.					

**Table 107 — ECS Mode Registers**

Auto ECS shall be programmed during DRAM initialization and shall not be changed once the first ECS operation occurs unless followed by an ECS reset, otherwise an unknown operation could result during subsequent ECS operations.

JEDEC Standard No. 239.01

Page 218

## **7.2 On-Die ECC (cont'd)**

#### **Auto ECS related timing parameters:**

The ECS operation timing is shown in *F[IGURE](#page-235-0) 125*.



<span id="page-235-0"></span>tECSC: Max time for GDDR7 to complete ECS operation tECSint: Average ECS interval to cover all codewords in a specified period of tECS (e.g., 24h) tECS: Period of time to complete ECS on all codeword

#### **Figure 125 — ECS Operation Timing**

In order to complete a full Error Check and Scrub within the recommended tECS (e.g., 24 hours), the average periodic interval of ECS operations (tECSint) is 86,400 seconds divided by the total number of codewords as described in *T[ABLE](#page-235-1) 108*. The number of ECS operations is density dependent. and Scrub within the recom<br>
ions (tECSint) is 86,400 see<br>
The number of ECS operation<br>
ble 108 — tECSint per Chan<br>
H<sub>D</sub> 8 Gb 12 Gb

<span id="page-235-1"></span>

Gb per channel	4 <sub>Gb</sub>	6 Gb	<b>8 Gb</b>	$12$ Gb	<b>16 Gb</b>	<b>24 Gb</b>	<b>32 Gb</b>
272b code-words per channel	$2^{\wedge}24$	$2^{\wedge}24^*1.5$	$2^{2}25$	$2^{\wedge}25*1.5$	$2^{2}26$	$2^{\wedge}26*1.5$	$2^{2}27$
$tECSint$ [ms] per channel	5.15	3.43	2.57	1.72	1.29	0.86	0.64

**Table 108 — tECSint per Channel**

For the GDDR7 device to perform ECS operations when Auto ECS is enabled, the host needs to either put the DRAM into i) Self Refresh with the Training flag set to Low (TR=L), ii) Self Refresh Sleep or iii) issue periodic REFab commands with the Training flag set to Low (TR=L). ECS operations will not be performed when the host issues a REFab command with TR= H, or in Self Refresh with TR=H.

In the case of REFab with TR=L, the maximum average spacing between REFab commands with TR=L for the DRAM to complete the automatic scrub is tECSint. Meeting this REFab requirement allows the DRAM to perform the ECS operations without placing additional restrictions on refresh mode usage, i.e., mix of REFab and REFpb. REFab commands with TR=L issued in excess of required by the DRAM for ECS operations (one per tECSint) may also be used by the DRAM for normal refresh operation. tECSint interval timing for the maximum spacing between REFab commands with TR=L or another Self Refresh entry is allowed to restart upon Self Refresh exit. Auto ECS operations that are triggered with a REFab with TR=L must be completed by the device within tECSC. tECSC must be less than or equal to tRFCab.

## **7.2 On-Die ECC (cont'd)**

#### **Expiration of tECS period:**

For each Auto ECS operation, ECS Address Counters increment the column address after each internal ECS WR command such that the next code word and check bits are selected. Once the column counter wraps (all code words and check bits on the row have been accessed), the row counter will increment until all code words on each of the rows within a bank are accessed. When the row counter wraps (all rows within the bank have been accessed), the bank counter will increment, and the next bank will repeat the process of accessing each code word. After all the code words within the DRAM are read, corrected, and written once, the bank counter will wrap, and the process begins again with the next Auto ECS operation.

### **Auto ECS Error Types, Logging, and Info Read:**

GDDR7 Auto ECS supports three ECS Error types as outlined in *T[ABLE](#page-236-0) 109*. The ECS Error Logs consist of seven Info Register Addresses (IRA [24:18]), that are read out using Info Read command. ECS Error Logs consist of ECS Error Flags, Address Logs and Count Logs. See the *I[NFO](#page-145-0) READ* section for details on the Info Read protocol.

<span id="page-236-0"></span>

#### **Table 109 — ECS Error Types**

UECL and UEAL Column Address Logging are vendor specific features. The host can determine if the features are supported by reading out the UE Count Support bit and UE COL Support bit in Vendor ID2 (IRA 2).

ECS FLAG, located in IRA 16, provides a way for the host to poll whether the ECS mechanism has a new ECS error and therefore new ECS error log. The ECS FLAG and all three ECS Error Flags in *T[ABLE](#page-236-0) 109* default to 1'b0 and change to a 1'b1 in case of an error.

### **ECS FLAG equation:**

The ECS FLAG is the logical OR of the three ECS Error Flags.

### **ECS FLAG (IRA 16) = ECS CE FLAG (IRA 24) | ECS UE FLAG (IRA 24) | ECS UE COUNT FLAG (IRA 24)**

When the ECS FLAG field indicates a new Auto ECS event has been logged, the expected behavior is the host will read out the three ECS Error flags in IRA 24 to identify which type of error event or events has occurred and proceed accordingly. The seven ECS Error logs [7:0] located in IRA [24:18] can be read out in any order.

The ECS Error Log registers associated with UEAL and CEAL and the UECL UE count register have no defined default upon power up, device reset or ECS reset. The logs are qualified as new with the associated ECS Error flag being set to a 1'b1. The logs remain unchanged when read out, however all three ECS Error Flags are reset to 1'b0 when the host reads out IRA 24.

# **7.2 On-Die ECC (cont'd)**

#### **Uncorrected Error Address Logging (UEAL)**

- 1) When the on-die ECC detects an Uncorrected Error (UE), the device first determines if the log can be updated based on the rules programmed in the ECS\_LOG\_RULES mode register (MR22 OP8).
	- a. For UE errors, if the  $ECS\_LOG\_RULES$  register is set to maintain  $(0_B)$  the DRAM will not update the log if the ECS UE FLAG =  $1$ 'b1, otherwise the log will be updated.
	- b. If the MR is set to overwrite  $(1_B)$  the log will always be updated.
- 2) If the log can be updated, the DRAM address of the error is logged in the form of the Bank Address in IRA 18 and the Row Address in IRA [22:21].
- 3) If supported, the device will update the Column Address in IRA 23. a. If not supported the Column Address in IRA 23 will default to 8'b11111111
- 4) The ECS UE FLAG in IRA 24 is updated to 1'b1.
- 5) The ECS FLAG is updated to 1'b1 per the ECS FLAG equation.
- 6) The error is logged within tECSC.

### **Uncorrected Error Count Logging (UECL)**

- 1) During a tECS period, if UECL is supported, the device will count the number of rows that have at least one Uncorrected Error up to a max of 15 rows.
- 2) At the end of the tECS period the device will update the count in the UE Count register in IRA 24.
- 3) The ECS UE COUNT FLAG in IRA 24 is updated to 1'b1 at the expiration of every tECS period.
- 4) The ECS FLAG is updated to 1'b1 per the ECS FLAG equation.
- 5) The error is logged within tECSC.
- a. The device will reset the internal UE counter with the start of each tECS period after the UE Count register and flag are updated. For a max of 15 fows.<br>
THE device will update the co<br>
IRA 24 is updated to 1'b1<br>
I'b1 per the ECS FLAG equ<br>
C.<br>
Huawer with the flag are updated.<br>
Fuarther when the fluck of the next tECS perfected, the ECS UE COUI
	- b. The UE Count register is not reset when the flag and log are read out and remains unchanged until the expiration of the next tECS period.
	- c. If UE count is not supported, the ECS UE COUNT FLAG will default to 1'b0, the UE Count will default to 4'b1111 and both will never update when tECS expires.

### **Corrected Errors per Row Address Logging (CEAL)**

- 1) During Auto ECS operation the on-die ECC will scrub a row by reading every column address in the row under scrub.
- 2) The device will track the number of Corrected Errors in the row.
- 3) Once the full row has been scrubbed the device first determines if the log can be updated.
	- a. If the ECS\_LOG\_RULES mode register is set to maintain  $(0_B)$ , the log can only be updated if the number of errors in the row is greater than 8 errors in the individual row and the number of errors is greater than the previous errors logged
	- b. If the ECS LOG RULES mode register is set to overwrite  $(1_B)$ , the log can be updated if the number of errors in the row is greater than 8 errors
- 4) If the log can be updated:
	- a. the DRAM address of the error is logged in the form of Bank Address in IRA 18 and Row Address in IRA [20:19].
	- b. The ECS CE FLAG in IRA 24 is updated to 1'b1.
	- c. The ECS FLAG is updated to 1b'1 per the ECS FLAG equation.
	- d. The error is logged within tECSC.

## **7.2 On-Die ECC (cont'd)**

### **Reset of ECS Error Flags:**

There are four independent methods for clearing the ECS Error Flags:

- 1. The host reads IRA 24
- 2. The host may issue a ECS Flag reset using MR22 OP9
- 3. The host may issue an ECS reset according to MR22 OP10
- 4. The host may issue device RESET

### **Reset of ECS Function:**

The host may issue an ECS reset using MR22 OP10 to reset all aspects of the ECS function including but not limited to the current scrub address counter in the DRAM, internal running UE count, UE Count log, and the ECS FLAGS.

### **Reading of Error logs and Auto ECS operation:**

GDDR7 DRAMs avoid situations where the host is reading out the logs while the DRAM is in the process of updating the logs by not allow both operations in a state. *F[IGURE](#page-238-0) 126* illustrates the states and their associated commands for the Auto ECS operation as well as that states and their associated commands that the host can use to read the ECS logs.

When Auto ECS operation is enabled, and the host enters SELF Refresh Sleep the Auto ECS operation will continue until the Self refresh exit command is received by the DRAM. When the Self-Refresh Sleep exit is direct to Self Refresh state with TR=H (SRSLX2CAT MR0 OP6= $1_B$ ) the ECS logs will not be guaranteed to be updated until tSRSX\_ECSLOG\_UPD has expired. Reading the log before tSRSX\_ECSLOG\_UPD has expired may result in existing or invalid data being read out. The ECS logs include IRA16 DQ7 (ECS Error) and IRA[24:18] (ECS Error Log 1-7). nd the host enters SELF Remand is received by the DF<br>
(SRSLX2CAT MR0 OP6=<br>
JPD has expired. Reading<br>
valid data being read out. T<br>
1-7).



<span id="page-238-0"></span>**Figure 126 — Auto ECS and ECS Log Read Out State Diagram**

# **7.2 On-Die ECC (cont'd)**



NOTES:

- 1. ECS\_LOG\_RULES mode register (MR10 OP8) determines whether to maintain the UE Address when ECS UE FLAG = 1 and or to overwrite the UE Address.
- 2. Rows A, B and C = arbitrary rows with Uncorrected Errors (UE).

#### **Figure 127 — Example ECS Operation – UEAL and UECL**

## **7.3 ECC Engine Test Mode**

GDDR7 devices provide ECC engine testing method of the on-die ECC engine only, not error access into the core. The outcome of the error injection is reported according to the transparency protocol.

GDDR7 devices will report results of the ECC engine test on the DQE using the coding in *T[ABLE](#page-240-0) 111*. GDDR7 devices may optionally provide 0 (01) for CE if Info Read Register Address (IRA) 2 DQ 2 indicates that the optional  $0(01) = CE$  is supported. If Info Read Register Address 2 DQ 2 indicates that optional 0  $(01)$  = CE is not supported, GDDR7 devices provide +1 (11) for any CE in the ECC engine test mode on the DQE. GDDR7 devices in 2 channel mode may require two passes to complete the ECC engine test. IRA3 DQ4 indicates if the device requires two passes or just one pass. If the device requires two passes, the ECC 2CH mode register (MR30 OP8) can be set to either first pass with MR30 OP8=0 $B_B$  or to second pass with MR30 OP8=1 $_B$  and must be set to  $1_B$  to check the second test result after confirmation of the first pass. If the device does not require two passes, the ECC\_2CH mode register is not required to be implemented by the device.

<span id="page-240-1"></span>



While in the ECC engine test mode in *T[ABLE](#page-240-1) 110*,

- 1. WR will function as an error injection command, Write DQ data is error injection pattern (CW0 or CW1 by MR30 OP1)
- 2. RD will function as an outcome output command, Read DQ/SEV data is the outcome of ECC engine test



<span id="page-240-0"></span>

# **7.3 ECC Engine Test Mode (cont'd)**

The following sequence must be satisfied to perform a functional On-die ECC engine test mode of GDDR7 DRAM. See *F[IGURE](#page-242-0) 128* and *T[ABLE](#page-242-1) 112*.

- 1. The GDDR7 device registers Mode Register Set command (MRS) by MR30 OP[7:0] for the entry of On-die ECC engine test mode in *T[ABLE](#page-240-1) 110*. Error severity reporting must be enabled via the SEVERITY in MR0 OP9. The Poison in MR0 OP10 must be disabled.
- 2. As an example, in *TABLE 112 — E[XAMPLE OF](#page-242-1) ERROR VECTORS, PARITY BIT ERROR INJECTION AND C[ORRESPONDING](#page-242-1) SEVERITY* for the engine test, write "1" as Error and "0" as NE(No Error) in the case of CW0 mode. The symbol boundary is vendor specific, and output and severity information are determined according to the error type injected by the host and the parity error type injection by MR30 OP[7:2]. The error injection to parity bits are controlled by MR30 OP[7:2] and only one-bit error injection in the parity bits is possible for ECC engine test.

CW0[255:0] is a 256-bit all '0' vector and CW1[255:0] is a 256-bit all '1' vector used to generate parity bits of ECC engine. Parity bits according to CW0 or CW1 are generated by on-die ECC engine. If CW0 is selected, parity bits for CW0 is prepared for ECC engine test. If CW1 is selected, parity bits for CW1 is prepared for ECC engine test.

Memory controller is allowed to inject only one-bit error to the parity bits generated by on-die ECC engine to test the ECC engine and the location of on-bit error in parity bits is controlled by MR30 OP[7:2].

Write data[255:0] received by DQ's are transferred to ECC engine without generating new corresponding parity bits. Therefore, 1's in write data is considered as error bits if CW0 is selected to generate parity bits. In the other case, 0's in write data is considered as error bits because CW1 is selected to generate parity bits. propared for *ECC* engine and the location of on-<br>gine and the location of on-<br>DQ's are transferred to ECC<br>efore, 1's in write data is co<br>In the other case, 0's in wr<br>erate parity bits.

- 3. To check the result of engine test, read the output after tWTRSB.
	- A. The DQs will show the correction data as ALL "0" when the DATA is NE or SBE(CE) in the case of CW0. Also, the host shall ignore read data in case of UE.
	- B. The Severity will indicate NE or UE (optionally indicating CE). Severity information is realtime signaling (refer to severity and poison encoder/decoder in *PAM3 BURST E[NCODING](#page-28-1)* section for more details)
- 4. Repeat the 2, 3, 4 sequence and the operation for the engine test after tRTW. A. e.g.) Mode entry - WR-RD - WR-RD - WR-RD - …
	- in this case, a single WR must be followed by a single RD.

The mapping between DQ and DATA[255:0] is vendor specific. When the MRS bit is enabled, the core is not accessed, and the data pattern is interpreted as an error vector. When GDDR7 is in the ECC Engine Test Mode, it does not guarantee data retention and the only allowed commands are WR, RD and MRS to disable this test mode.

There are many implementations of OD-ECC according to DRAM architecture. So it is recommended to vary bank address BA[3:0] in engine test mode.



## **7.3 ECC Engine Test Mode (cont'd)**

<span id="page-242-0"></span>



<span id="page-242-1"></span>

# **7.3 ECC Engine Test Mode (cont'd)**

## **Table 113 — Example of Error Vectors, Parity Bit Error Injection and Corresponding Severity IRA 2 DQ2 = 0<sup>B</sup> (Optional)**



## **7.3 ECC Engine Test Mode (cont'd)**



#### NOTES:

1. WRITE and READ address must be the same for ECC Engine Test Mode.

2. WRITE and READ commands don't require a preceding ACT command for ECC Engine Test Mode.

3. The only allowed commands are WR, RD, and MRS to disable ECC Engine Test Mode.

4.  $WL = 4$  and  $RL = 7$  are shown as an example.

5. Da, ..., Da+ 15 = data-in for WRITE command in PAM3 mode. Db, ..., Db+15 = data-out for READ command in PAM3 mode.

6. tWTR should be tWTRSB by both WRITE and READ access the same bank for ECC Engine Test Mode.

7. SEVERITY on is mandatory to verify on-die ECC transparency.

8. If CRC is enabled during READ or WRITE, CRC calculation result will be transferred via DQE pin.

**Figure 129 — Timing Diagram of ECC Engine Test Mode**

## **7.4 Command Address Parity (CAPAR) Protocol**

GDDR7 SGRAMs support Command Address Parity (CAPAR) to improve the integrity of the Command Address (CA) bus.

If enabled, CAPAR is checked on all commands expect CATX and SLX, and the DRAM will signal the host of any CAPAR errors. The CAPAR bit is sent on CA4 as part of the column command but covers both the row (CA[2:0]) and column(CA[4:3]) command buses. See the COMMAND TRUTH TABLE and CABI AND CAPAR sections for more details on which commands include the CAPAR bit and the encode/decode of CAPAR. With CAPAR enabled and Command blocking (CAPARBLK) disabled, the DRAM will continue to run and execute any command it decodes even after a CAPAR error. See *[Figure 132](#page-246-0)* and *[Figure 133](#page-247-0)* for the behavior of the ERR signal with multiple CAPAR errors.

CAPAR is enabled using MR15 OP0. The default state of CAPAR is disabled. Since CAPAR is part of the FDMR registers, the FD\_FLAG (MR0 OP11) must be set to  $1_B$  if the CAPAR is to be enabled before Sleep entry. In this case, either before or at the same time as CAPAR is enabled, the CAPAR2ERR mode register (MR15 OP[11:8]) must be programmed as there is no default for CAPAR2ERR. The DRAM may begin to check parity on the next CK4 cycle following the MRS command that enables CAPAR. The DRAM will have the checking enabled latest when tMOD15 has expired after that MRS command.

Any changes to CAPAR registers in MR15 (CAPAR, CAPARBLK and CAPAR2ERR) require tMOD15. The only legal commands during tMOD15 are RNOP2 and CNOP2 to ensure no toggle on the CA bus as shown in *F[IGURE](#page-245-0) 130*. The definition of RNOP2 and CNOP2 meet the condition for even CA parity. CAPAR2ERR cannot be programmed to a new value when using  $FD\_FLAG=1<sub>B</sub>$  while CAPAR is enabled. In the case of the FD\_FLAG =  $0_B$ , the checking may begin to check parity on the next CK4 cycle following the CSP command but will have the checking enabled after tCSP\_POST has expired. R15 (CAPAR, CAPARBLI<br>
15 are RNOP2 and CNOP2<br>
of RNOP2 and CNOP2 n<br>
b a new value when using F<br>
hecking may begin to check<br>
cking enabled after tCSP\_I



#### NOTES:

- 1. A Precharge command as shown in the figure shall not be issued when the channel is in Self Refresh state.
- 2. A.C. = Any command allowed in bank idle or Self Refresh state.
- 3. Any changes to CAPAR related registers in MR15 when  $FD$ <sub>-FLAG</sub> = 1<sub>B</sub> require RNOP2 and CNOP2 for tMOD15.
- 4. Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

<span id="page-245-0"></span>

#### **7.4 Command Address Parity (CAPAR) (cont'd)**



NOTES:

- 1. CAPAR2ERR = 2 is shown as an example for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. tWCK2CA and tWCK2ERRO = 0 are shown for illustration purposes.

#### **Figure 131 — Single Command Address Parity Error with Command Blocking Disabled**



NOTES:

- 1. CAPAR2ERR = 2 is shown as an example for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- <span id="page-246-0"></span>3. tWCK2CA and tWCK2ERRO = 0 are shown for illustration purposes.

**Figure 132 — Multiple Command Address Parity Errors with Command Blocking Disabled**

#### **7.4 Command Address Parity (CAPAR) (cont'd)**



NOTES:

1. CAPAR2ERR = 2 is shown as an example for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.

2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.

<span id="page-247-0"></span>3. tWCK2CA and tWCK2ERRO = 0 are shown for illustration purposes.

#### **Figure 133 — Persistent Command Address Parity Errors with Command Blocking Disabled**



NOTES:

- 1. WL = 2, CAPAR2ERR = 3 and WRCRC2ERR = 5 are shown as examples for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO.
- 4. tWCK2CA, tWCK2DQI and tWCK2ERRO = 0 are shown for illustration purposes.
- 5. WRCRC error on the first symbol of the second Write is shown for illustration purposes.

#### **Figure 134 — WRCRC and CAPAR ERR Signaling (Same Cycle)**



# **7.4 Command Address Parity (CAPAR) (cont'd)**

NOTES:

- 1. WL = 2, CAPAR2ERR = 3 and WRCRC2ERR = 4 are shown as examples for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO.

4. tWCK2CA, tWCK2DQI and tWCK2ERRO = 0 are shown for illustration purposes.

5. WRCRC error on the first symbol of the second Write is shown for illustration purposes.

#### **Figure 135 — WRCRC and CAPAR ERR Signaling (WRCRC before CAPAR)**



# **7.4 Command Address Parity (CAPAR) (cont'd)**

NOTES:

- 1. WL = 2, CAPAR2ERR = 2 and WRCRC2ERR = 5 are shown as examples for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. Write CRC Error Latency = WRCRC2ERR \* tCK4 + tWCK2ERRO.

4. tWCK2CA, tWCK2DQI and tWCK2ERRO = 0 are shown for illustration purposes.

5. WRCRC error on the first symbol of the second Write is shown for illustration purposes.

#### **Figure 136 — WRCRC and CAPAR ERR Signaling (CAPAR before WRCRC)**

# **7.5 CAPAR with Command Blocking (CAPARBLK)**

Once the host enables Command blocking using the CAPARBLK mode register (MR15 OP1 =  $1_B$ , then the GDDR7 DRAM must ensure that there is no parity error before executing the received command.

CAPAR must be enabled either before or at the same time CAPARBLK is enabled. CAPARBLK must be disabled (MR15 OP1 =  $0_B$ ) either before or at the same time as CAPAR is disabled (MR15 OP0 =  $0_B$ ). CAPARBLK is disabled by default. *[Figure 139](#page-253-0)* illustrates enabling CAPARBLK after CAPAR has been enabled and disabling CAPARBLK but leaving CAPAR enabled. Since CAPARBLK is part of the FDMR registers, the FD\_FLAG must be set to  $1_B$  if the CAPARBLK is to be enabled without the need for Sleep entry. In the case of enabling/disabling CAPARBLK with FD\_FLAG =  $1_B$ , tMOD15 is required and the only legal commands in tMOD15 are RNOP2 and CNOP2.

There is a delay before the command is executed as the command is held while CAPAR is being checked. Once parity has been verified to have no error then the command is released and executed inside the DRAM. The AC timings and Mode registers in *[Table 114](#page-251-0)* may have different values depending on whether command blocking is enabled or disabled. Any Mode Register that requires a different value programmed when command blocking is enabled must be programmed after tMOD15 or tCSP POST has expired depending on the state of the FD\_FLAG.

GDDR7 devices support either implicit (IRA3 DQ[3:2] =  $11<sub>B</sub>$ ); explicit (IRA3 DQ[3:2] =  $10<sub>B</sub>$ ); or both implicit and explicit CAPARBLK\_LAT (IRA3 DQ[3:2] =  $00<sub>B</sub>$ ). If the DRAM supports both, the host has the flexibility to program the CAPARBLK\_LAT control register (MR15 OP6) to support either implicit or explicit. For implicit only or explicit only, the CAPARBLK\_LAT control register (MR15 OP6) is ignored and only required to be programmed with both. Refer to vendor datasheets to see which method is supported.

*F[IGURE](#page-250-0) 137* illustrates the case where the device supports implicit CA parity blocking latency or implicit is programmed into the CAPARBLK LAT control register (MR15 OP6 =  $0_B$ ) when both supported. In the case of implicit CAPARBLK\_LAT the device specification will include *T[ABLE](#page-304-0) 142* for the timings that may have different values depending on whether command blocking is enabled or disabled. LK\_LAT control register (I<br>ly, the CAPARBLK\_LAT<br>with both. Refer to vend<br>he device supports implicit<br>AT control register (MR15<br>device specification will intervalent whether command blocking



**Figure 137 — Implicit CAPARBLK\_LAT**

<span id="page-250-0"></span>*F[IGURE](#page-251-1) 138* illustrates the case where the device supports explicit CA parity blocking latency or explicit is programmed into the CAPARBLK LAT control register (MR15 OP6 =  $1<sub>B</sub>$ ) when both supported. In the case of explicit CAPARBLK\_LAT the device specification will include *T[ABLE](#page-305-0) 143* for the timings that may have different values depending on whether command blocking is enabled or disabled.

If the device supports both, the device specification will include both tables and the host must use the corresponding table based on how the CAPARBLK\_LAT control register (MR15 OP6) is programmed.

# **7.5 CAPAR with Command Blocking (CAPARBLK) (cont'd)**



**Figure 138 — Explicit CAPARBLK\_LAT**

<span id="page-251-1"></span><span id="page-251-0"></span>

#### **Table 114 — Command Blocking Impacted AC Timings**
## **7.5 CAPAR with Command Blocking (CAPARBLK) (cont'd)**

Once a Command Address Parity Error is detected the following actions will happen when CAPAR with Command Blocking is enabled as illustrated in *F[IGURE](#page-254-0) 140*.

- 1) The command with the parity error is not executed, nor is the command on the other command bus as the CAPAR bit covers both command buses.
- 2) The commands in the tCAPAR\_UNKNOWN and tCAPAR\_UNKNOWN\_WR periods on both the row and column bus prior to the erroneous command, are not guaranteed to be executed. tCAPAR\_UNKNOWN and tCAPAR\_UNKNOWN\_WR are vendor specific. Consult vendor data sheets for the supported value.
- 3) The DRAM will block all subsequent commands on both the row and column bus until CA training with Self Refresh is automatically entered.
- 4) The DRAM will signal the host of the CAPAR error by driving the ERR signal to PAM3 level "- 1" for 1 nCK4 cycle according to the value programmed into CAPAR2ERR (MR15 OP[11:8]) in both NRZ and PAM3 modes. See the *ERR S[IGNAL](#page-43-0)* section for more details on ERR signal latency and timings.
- 5) The DRAM will complete any operation in progress and close any open pages before automatically entering CA Training with Self Refresh. Upon entering CA training with Self Refresh the bank counter for REFpb will be reset by the DRAM.
- 6) CA training with Self Refresh mode is automatically entered after tCAPAR\_UNLOCK. The value of tCAPAR\_UNLOCK is defined to allow the DRAM to complete any operation that is underway. When DRFM is enabled using MR8 OP2 =  $1_B$ , the DRAM will wait RU (tDRFM / tCK4) + RU (tRP / tCK4) cycles before entering CA Training with Self Refresh mode. tDRFM depends on the programmed Bounded Refresh Configuration (BRC) in MR8 OP[4:3]. When DRFM is disabled using MR8 OP2 =  $0_B$ , the DRAM will wait RU (tRFCab / tCK4) + RU (tRP / tCK4) cycles before entering CA Training with Self Refresh mode. peration in progress and close<br>f Refresh. Upon entering (<br>by the DRAM.<br>ande is automatically entered<br>to allow the DRAM to com<br>MR8 OP2 = 1<sub>B</sub>, the DRAM<br>ring CA Training with Self<br>Configuration (BRC) in M



## **Table 115 — tCAPAR\_UNLOCK**

7) The DRAM may continue to check CAPAR during the tCAPAR\_UNLOCK period before CA Training is entered. Any subsequent CAPAR error(s) may be reported, but the DRAM is not required to report subsequent CAPAR errors throughout the tCAPAR\_UNLOCK period. The DRAM must signal any WRCRC errors during the tCAPAR\_UNLOCK period from any valid Writes that were in progress prior to the CAPAR error as shown in *[Figure 141](#page-255-0)*.

## **7.5 CAPAR with Command Blocking (CAPARBLK) (cont'd)**

- 8) If RCK is running either with the always on mode or one of the RCK Start/Stop modes, then the RCK will asynchronously transition from toggling at WCK rate to toggling at CK4 rate no later than tCATERCK. The asynchronous transition may include stopping the RCK. First nCK4 pulse may be incomplete. The RCK may also stop during tCAPAR\_UNLOCK if the Valid command before the tCAPAR\_UNKNOWN is a RCKSTOP command when in one of the RCK Start/Stop modes. In this case the RCK will stop and transition to High-Z per the RCKSTOP procedure as outlined in the *READ CLOCK [\(RCK\)](#page-170-0)* section before transitioning to CK4 rate no later than tCATE2RCK.
- 9) Once in CA Training with Self Refresh mode, the host has the option to performing CA training or exit using the CATX command. The host is required to follow the standard procedure for exiting CA Training with Self Refresh mode to go back to the Self Refresh state. The DRAM will also exit the CA Training to go back to Self Refresh in the standard procedure including starting RCK if the always on mode is programmed. See the *C[OMMAND](#page-90-0) ADDRESS BUS TRAINING* section for more details.



#### NOTES:

- 1. A Precharge command as shown in the figure shall not be issued when the channel is in Self Refresh state.
- 2. A.C. = Any command allowed in bank idle or Self Refresh state.
- 3. Any changes to CAPAR related registers in MR15 when  $FD$ <sub>-FLAG</sub> = 1<sub>B</sub> require RNOP2 and CNOP2 for tMOD15.
- 4. Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

#### **Figure 139 — Enabling and Disabling Command Address Parity Command Blocking (CAPARBLK)**  with FD  $FLAG = 1<sub>B</sub>$



## **7.5 CAPAR with Command Blocking (CAPARBLK) (cont'd)**

NOTES:

- 1. CAPAR2ERR = 2 is shown as an example for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. tWCK2CA and tWCK2ERRO = 0 are shown for illustration purposes.
- 4. RCK is shown toggling at WCK rate before the CAPAR Error at Ta0. Either during tCAPAR\_UNLOCK or tCATE2RCK the DRAM will asynchronously transition from WCK rate to toggling at CK4 rate. First nCK4 pulse may be incomplete.
- 5. If the Valid command at or before T0 is a RCKSTOP command then the RCK will stop and transition to High-Z per the RCKSTOP procedure as outlined in the *READ CLOCK [\(RCK\)](#page-170-0)* section before transitioning to CK4 rate no later than tCATE2RCK.
- <span id="page-254-0"></span>6. tCAPAR\_UNKNOWN is shown for illustration purposes. tCAPAR\_UNKNOWN\_WR is the period where WR and WRA commands are not guaranteed to be executed and tCAPAR\_UNKNOWN is for all other row and column commands.

#### **Figure 140 — Command Blocking**



## **7.5 CAPAR with Command Blocking (CAPARBLK) (cont'd)**

NOTES:

- 1. CAPAR2ERR = 2 is shown as an example for illustration purposes. Actual supported values are found in the *MODE R[EGISTERS](#page-54-0)* and *AC TIMINGS* sections.
- 2. CA Parity Error Latency = CAPAR2ERR \* tCK4 + tWCK2ERRO.
- 3. tWCK2CA and tWCK2ERRO = 0 are shown for illustration purposes.
- 4. RCK is shown toggling at WCK rate before the CAPAR Error at Ta0. Either during tCAPAR\_UNLOCK or tCATE2RCK the DRAM will asynchronously transition from WCK rate to toggling at CK4 rate. First nCK4 pulse may be incomplete.
- 5. If there is a Valid command before the Write at T0 that is a RCKSTOP command then the RCK will stop and transition to High-Z per the RCKSTOP procedure as outlined in the *READ CLOCK [\(RCK\)](#page-170-0)* section before transitioning to CK4 rate no later than tCATE2RCK.
- <span id="page-255-0"></span>6. tCAPAR\_UNKNOWN is shown for illustration purposes. tCAPAR\_UNKNOWN\_WR is the period where WR and WRA commands are not guaranteed to be executed and tCAPAR\_UNKNOWN is for all other row and column commands.

# **Figure 141 — Command Blocking (WRCRC Error after CAPAR Error)**

## **7.6 CSP Feedback**

GDDR7 DRAM supports CSP feedback feature, as an optional feature, to acknowledge the CSP command after exit from sleep mode, self refresh sleep mode or CA bus training. Voltage or temperature change during sleep or self refresh sleep mode may cause shift in WCK clock tree delay relative to CA, resulting in failure of CSP command acknowledgement. Error in CA training may also cause failure in CSP acknowledgement. Once GDDR7 DRAM fails to capture the CSP command, GDDR7 DRAM is unable to capture subsequent commands and may fall into an irrecoverable state. CSP feedback, an optional feature, explicitly informs the host whether the CSP was properly detected, and it is safe to continue with normal operation. CSP feedback allows the host to retry the CSP command if CSP is sent and not detected by GDDR7 DRAM. In this case, the host may also choose to initiate CA training by sending intentional CA parity error pattern if CAPARBLK (MR15 OP1) is enabled.

The CSP feedback is transferred to host by ERR signal. If the optional CSP feedback feature is supported and enabled (MR15 OP2 =  $1_B$ ), the ERR signal will transition to "0" level after tCSP ACK PRE and will transition to "+1" level after tCSP\_ACK\_POST if CSP is decoded successfully. If CSP feedback is not enabled (MR15 OP2 =  $0_B$ ), the ERR signal continues to be driven at the "+1" level. *F[IGURE](#page-256-0) 142* shows CA training exit without CSP error case when CSP feedback feature is enabled. *F[IGURE](#page-256-1) 143* shows sleep mode exit without CSP error case when CSP feedback feature is enabled.



**Figure 142 — CA Training Exit without CSP Error**

<span id="page-256-0"></span>

<span id="page-256-1"></span>**Figure 143 — Sleep Mode Entry and Exit without CSP Error**

## **7.6 CSP Feedback (cont'd)**

If a CA parity error occurs while the host is transmitting the CSP command when CAPAR enabled (MR15 OP0=1B), the output of the ERR signal will transition to "-1" after CAPAR2ERR regardless of CSP feedback support. The CA parity error has higher priority over CSP feedback information. In *F[IGURE](#page-257-0) 144*, CA parity error occurs with CSP command, making the ERR signal transition to "-1". If optional CSP feedback is supported and enabled, the CSP command with CA parity error is not acknowledged as a CSP command and host is allowed to retry CSP command on condition that CAPARBLK (MR15 OP1) =  $0_B$ . If CAPARBLK (MR15 OP1) =  $1_B$ , GDDR7 DRAM will enter CA training automatically.



**Figure 144 — Sleep Mode Entry and Exit with CSP Parity Error**

<span id="page-257-0"></span>If a CA parity error occurs within 1CK4 before CSP command when CSP feedback is enabled, the CSP command may not be recognized by GDDR7 DRAM. *FIGURE 145* shows this case and the ERR signal will transition to 0 after -1 of CA parity error report at Te2. If CAPARBLK is enabled, GDDR7 DRAM will enter CA training automatically, otherwise host may retry CSP command until DRAM recognizes CSP command to set ERR signal to +1. **HULLER 19 AND EXECUTE:**<br>
4 A before CSP command w<br>
HURT DRAM. FIGURE 145<br>
FIGURE 145<br>
Wise host may retry CSP compared to the Music host may retry CSP compared



<span id="page-257-1"></span>**Figure 145 — Sleep Mode Entry and Exit with CSP Parity Error within 1CK4 before CSP Command**

*F[IGURE](#page-258-0) 146* shows the case that first CSP command after sleep mode exit was not detected by DRAM without creating CA parity error when CSP feedback is enabled. ERR signal was kept in "0" state after the first CSP command from host because DRAM failed to capture the first CSP command. In this case, host retried CSP command and the second CSP command was successfully captured by GDDR7 DRAM and ERR signal returned to "+1" state after tCSP\_ACK\_POST elapsed from the second CSP command. To retry CSP command, both CAPAR2ERR+1tCK4 and tCSP\_ACK\_POST must be satisfied because there may exist CSP command fail or CA parity error. CSP command retry is allowed only when CAPARBLK is disabled.



## **7.6 CSP Feedback (cont'd)**

**Figure 146 — Sleep Mode Entry and Exit with CSP Retry Pass**

<span id="page-258-0"></span>*F[IGURE](#page-258-1) 147* shows the case when there is a CA parity error in CSP command when both CSP feedback and CAPARBLK are enabled. GDDR7 DRAM will enter CA training automatically after tCAPAR\_UNLOCK. ERR pin will also return to +1, once DRAM enters CA training.



<span id="page-258-1"></span>**Figure 147 — Sleep Mode Exit with CSP Command with Parity Error when CAPARBLK is Enabled**

GDDR7 DRAM will indicate the support of CSP feedback in Info Read register 3 bit 1 (see *T[ABLE](#page-151-0) 80*). To enable CSP feedback, CAPAR must also be enabled (MR15 OP0= $1<sub>B</sub>$ ) before next sleep, self refresh sleep or CA training entry when GDDR7 DRAM supports optional CSP feedback feature.





## **7.6 CSP Feedback (cont'd)**





The ERR signal status after CSP command is listed in *T[ABLE](#page-259-0) 118*. In the ERR signal, CA parity error information higher priority than CSP feedback. Therefore, ERR pin will transition to -1, if GDDR7 DRAM needs to send CA parity error and CSP failure simultaneously.

<span id="page-259-0"></span>

	<b>Host (User) Setting</b>	<b>ERR</b> Sig after CSP			
<b>MR15 OP2</b> (CSP Feedback)	<b>MR15 OP0</b> (CA Parity)	<b>CSP Pass</b>	<b>CSP Error</b>		
$O_B$ (Disable)	$O_B$ (Disable)	$+1$	$+1$		
$O_B$ (Disable)	$1_B$ (Enable)	$+1$	-1 (CAPAR Error)		
$1_B$ (Enable)	$O_B$ (Disable)	$+1$	$+1$ <sup>1</sup>		
$1_B$ (Enable)	$1_B$ (Enable)	$+1$	$0$ (CSP failure) -1 (CAPAR error)		
NOTE <sub>1</sub> In normal operation CA Parity must be enabled with CSP feedback being enabled, therefore the CSP error will not be signaled on ERR.					

**Table 118 — ERR Pin Status after CSP**

The CSP feedback feature allows host to confirm the operation of only CA[1] and CA[3] because CSP command has toggle only in those signals. If host needs sanity check of CA[0],CA[2] and CA[4] signals, it is recommended to use CA link stress test pattern illustrated in *T[ABLE](#page-260-0) 119*. Host is allowed to send CA link stress test pattern before CSP command, once tCATX or tCSP\_PRE has elapsed to allow GDDR7 DRAM to enable CA parity calculation circuits. To prevent GDDR7 DRAM from unintentionally recognizing CSP command during CA link stress pattern, host must avoid CA1=CA3=HHHL, HHLH, HLHH, LHHH with CA0=CA2=CA4=HHHH. Moreover, the CA stress pattern must be rolling window CA parity compliant because DRAM internal CK4 is not defined before recognition of CSP command. Rolling window means that calculation is performed for every 4 WCK cycles that starts from all WCK cycles, WCK0, WCK1, WCK2 and WCK3. Only RNOP2+CNOP2 commands are allowed during tPRECSP\_NOP2 in *T[ABLE](#page-260-0) 119*.

If CA parity calculation is enabled and a CA parity error occurs during CA link stress test pattern, ERR signal will transition to -1. This CA bus sanity check with CA link stress pattern works with all GDDR7 DRAM's regardless of CSP feedback support.

## **7.6 CSP Feedback (cont'd)**

A GDDR7 DRAM may have four CA sampling circuits utilizing rising edge of WCK0, WCK1, WCK2 and WCK3 clock cycles. Therefore, WCK cycle based pattern shift as shown in *T[ABLE](#page-260-0) 119* (b) may help to check the status of all four samplers. Instead of WCK cycle based shifting, the host may extend the length of CA link stress pattern as shown in *T[ABLE](#page-260-0) 119* (c) to check all CA samplers in GDDR7 DRAM.

<span id="page-260-0"></span>

**Table 119 — Reference Example of CA Link Stress Test Pattern**

(a) Reference example of CA link stress test pattern.

Single high pulse after multi-cycle low or single low pulse after multi-cycle high are marked in purple color.



(b) CA link stress test pattern with WCK clock cycle based shift

Host is allowed to test healthiness of WCK0/90/180/270 sampling timing by WCK based pattern shift.



(c) Reference example of CA link stress pattern with extended length

Before successful CSP command recognition, the internal CK4 inside GDDR7 DRAM is not defined. Therefore, there are four different cases that the DRAM internal CK4 is temporally aligned with WCK of host. Host is allowed to issue CSP command only after tPRECSP\_NOP2. GDDR7 DRAM may not recognize the CSP command for a period same or shorter than tCAPAR2CSP after the CA parity error is found. The CA parity error information is returned to the host after CAPAR2ERR. If CA parity error is found in the CA link stress pattern when CAPARBLK is enabled, GDDR7 DRAM will enter CA training automatically. See the CA parity section for more details.



## **7.6 CSP Feedback (cont'd)**

**Figure 148 — Sleep Mode Exit with CA Link Stress Pattern**

An intentional CA parity error pattern is defined in *T[ABLE](#page-261-0) 120*, as a robust method to force the GDDR7 DRAM to enter CA training when CAPAR\_BLK is enabled and the GDDR7 DRAM failed to acknowledge a CSP command without a CA parity error. A GDDR7 DRAM must be able to regard this intentional CA parity error pattern as CA parity error regardless of CA timing alignment with WCK if all AC timings for a CSP command (i.e., tCATE or tSLX+tCSP\_PRE) are met and GDDR7 DRAM not yet detected CSP command.

<span id="page-261-0"></span>

## **Table 120 — Intentional Parity Error Pattern**

optional CSP feedback support (IRA3 DQ1 = 1 $_{\rm B}$ ) will recognize ICAPAR\_ERI error when all AC timings required CSP commands are met, and DRAM is waiting for CSP command. If CAPAR(MR15 OP0)=1<sub>B</sub>, DRAM will output CA Parity Error to ERR signal ("-1"). If CAPARBLK(MR15\_OP1) =1<sub>B</sub> GDDR7 DRAM will automatically enter CA training, because ICAPAR\_ERR pattern is recognized as a CA parity error.

NOTE 2 Three consecutive L on cycles n,  $n+1$ , and  $n+2$  are shown on CA3 for the intentional parity error. It is pointed out that three cycles of L on any CA signal provides a robust method for the GDDR7 DRAM to enter CA training. Other methods of generating CA parity error are also legal but may not provide a robust method of entering CA training.

# **7.6 CSP Feedback (cont'd)**

### **Table 121 — AC Parameters in CSP Feedback**



NOTE 4 This timing starts from occurrence of any parity error prior to CSP after tCATX or tCSP\_PRE has expired.

## **7.7 Hard Post Package Repair (hPPR)**

GDDR7 supports hard Fail Row address repair, hPPR which allows a simple and easy repair method in a system. Entry into hPPR is protected through a sequential MRS guard key to prevent unintentional hPPR programming. The hPPR guard key requires a sequence of four MRS commands as shown in *F[IGURE](#page-263-0) 149*. The guard key sequence must be entered in the specified order as shown in the figure and in *T[ABLE](#page-265-0) 122.* If the guard key is not entered in the required order or an incorrect guard key is entered unintentionally, the SGRAM will capture the wrong guard key and the device will not enter hPPR mode. Only RNOP2/CNOP2 commands are allowed between the four MRS commands.

A guard key of more than four MRS commands to MR31 may be considered an incorrect guard key even if the greater than four MRS commands includes the MR31 Seq1 thru MR31 Seq4 in the proper order separated only by RNOP2/CNOP2 commands. The entry into hPPR mode in this case is vendor specific. It is noted that regardless of the vendor implementation, if the host is aware that sequence of MRS commands it started to enter is incorrect, the host can issue a MRS command to MR31 with OP11=0 to reset the hPRR mode entry sequence and re-issue the correct guard key sequence after tMOD expires as illustrated in *F[IGURE](#page-264-0) 150*. For GDDR7 SGRAMs that treat the greater than four MRS commands as an incorrect guard key, this is the only case where more than four MRS commands to MR31 are allowed for successful entry into hPPR mode.

If a command other than RNOP2/CNOP2 is entered between MRS commands, the offending command will terminate the hPPR mode entry process and may or may not execute correctly however the offending command will not cause the SGRAM to lock up. The SGRAM does not provide an error indication if an incorrect hPPR guard key sequence is entered, nor if the hPPR mode entry sequence was terminated. The subsequent ACT, PRE and MRS to MR31 OP[11] associated with the hPPR operation will not cause the SGRAM to lock up. cess and may or may not e<br>
b lock up. The SGRAM do<br>
ntered, nor if the hPPR mc<br>
1831 OP[11] associated with<br>
d and hPPR operation start<br>
the repair may or may not<br>
inform the host if the repair<br>
yay to verify if the renair

Once hPPR mode is successfully entered and hPPR operation started, if the hPPR operation is prematurely terminated, whether unforeseen or not, the repair may or may not complete and the resource may or may not be preserved. The SGRAM does not inform the host if the repair was started successfully, if completed or unsuccessful/terminated. The only way to verify if the repair was successfully completed or not and resource(s) are still available is to perform a reset and read the repair resource as well as check the status of the failing address using reads and writes for each repair that the host attempted before the required reset.



NOTES:

1. Only NOP2 commands are allowed during tMRD and tMOD.

<span id="page-263-0"></span>2. Prior to entering hPPR mode, RCK must be stopped.

#### **Figure 149 — Guard Key Timing Diagram**



## **7.7 Hard Post Package Repair (hPPR) (cont'd)**

<span id="page-264-0"></span>**Figure 150 — Incorrect Guard Key Sequence and hPPR Mode Reset**

## **7.7 Hard Post Package Repair (hPPR) (cont'd)**

<span id="page-265-0"></span>

## **Table 122 — Guard Key Encoding for MR31**

## **7.7.1 hPPR Fail Row Address Repair**

With hPPR, GDDR7 SGRAMs can correct at least one row address per Bank. The hPPR resource designation (SGRAM Info address[25:26]) will indicate the hPPR resource availability and can be read/checked prior to implementing a repair. It is important to note that hPPR repairs are permanent; the Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR mode entry and repair. (i.e., During the Command/Address training period). Entry into hPPR is through a register enable, ACT command is used to transmit the bank and row address of the row to be replaced in SGRAM. After program time, and PRE, the hPPR mode can be exited. During hPPR, other channels shall be in idle state and RD/WR commands are not allowed on any channel (i.e., All banks shall be Precharged and other channels are not allowed to be issued except for NOP2 command).

- 1. Since the SGRAM Info allows the user to execute hPPR resource, SGRAM Info of hPPR resource designation (field [25:26]) needs to be read. After user's checking the hPPR resource availability of each bank from SGRAM Info, hPPR mode can be entered. If the SGRAM Info of hPPR resource designation (field [25:26]) appears to not be available, the host controller should not issue hPPR mode. begame time, and PRE, the h<br>RD/WR commands are not<br>are not allowed to be issued<br>the user to execute hPPR red<br>ds to be read. After user's o<br>o, hPPR mode can be entere<br>ears to not be available, th<br>l banks are required to be
- 2. Before entering hPPR mode, all banks are required to be Precharged and idle state on all channels, and RCK shall be stopped.
- 3. Issue the guard key as four consecutive MR31 MRS commands each with a unique address field OP[7:0] and OP[11]. Each MRS command should be spaced by tMRD and tMOD must be observed after the last guard key MRS command. Only RNOP2/CNOP2 commands are allowed in the tMRD period between MRS commands as well as during tMOD from the last MR31 of the guard key sequence to the ACT command as shown in *F[IGURE](#page-263-0) 149*.
- 4. Issue an ACT command with the Bank and Row fail address.
- 5. Wait tPGM to allow the SGRAM repair target Row Address internally, then issue PREab/PREpb command.
- 6. Wait tPGM\_Exit after PRE command which allows the SGRAM to recognize repaired Row address RAn.
- 7. Exit hPPR by setting MR31 OP[11]=0 and wait tPGMPST
- 8. In case of repairing one failed address on different banks and/or different channels subsequently, repeat 3 to 8.
- 9. Assert Reset n, and then to do the reset and initialization procedure.

After entering hPPR mode, do not deviate from the above-mentioned procedure. The hPPR procedure is required to be performed at WCK clock frequency range from 200 MHz to 2000 MHz defined as fWCKPGM and the WCK period for hPPR mode is defined as 1/fWCKPGM as shown in *F[IGURE](#page-266-0) 151*. Once hPPR mode is exited, the controller can verify that the target row was repaired by writing data into the target row and reading it back after reset and initialization procedure.



## **7.7 Hard Post Package Repair (hPPR) (cont'd)**

#### NOTES:

- 1. With one hPPR command, only one row can be repaired at one time per die
- 2. RESET is required at the end of every hPPR procedure
- 3. During hPPR, memory contents are not refreshed and may be lost
- 4. Assert Reset\_n: Refer to *I[NITIALIZATION](#page-48-0)* for details on reset, power-up, initialization and power off procedures
- 5. During hPPR, other channels are not allowed to enter hPPR; it shall be in idle state.
- 6. During hPPR, RD/WR commands are not allowed on any channels.

<span id="page-266-0"></span>7. Prior to entering hPPR mode, RCK shall be stopped.

# **Figure 151 — hPPR Fail Row Repair Timing** ired at one time per die<br>
are<br>
d may be lost<br>
on reset, power-up, initialization and<br>
r hPPR; it shall be in idle state.<br>
n any channels.<br>
.<br>
51 — hPPR Fail Row Repain

#### **Table 123 — Mode Register Bits for hPPR**



## **7.7.2 hPPR Required Timing Parameters**

Repair requires additional time to repair Fail Row Address into Spare Row Address and the following timing parameters are required for hPPR.



#### **Table 124 — hPPR Timing Parameters**

# **8 Operating Conditions**

# **8.1 Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.





consulted for devices only supporting V<sub>DD</sub>, V<sub>DDQ</sub> levels less than 1.20V as maximum values may be lower. NOTE 3 VPP must be equal or greater than V<sub>DD</sub> and V<sub>DDQ</sub> at all times the device is powered-up.

NOTE 3 Storage temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to the JESD51-2 standard. AMs supporting nominal V<sub>DD</sub>, V<sub>DD</sub>, V<sub>DD</sub>, V<sub>DD</sub>, V<sub>DD</sub>, V<sub>DD</sub>, V<sub>DD</sub>, levels less than 1.20V and V<sub>DDQ</sub> at all times the device is emperature on the center/top side

# **8.2 Pad Capacitances**

Parameter <sup>1</sup>	<b>Symbol</b>	Min	<b>Max</b>		<b>Unit   Notes</b>
Delta Input/Output Capacitance: DQ, DQE	$DC_{IO}$			pF	2
Delta Output Capacitance: RCK_t, RCK_c	DC <sub>01</sub>			pF	3
Delta Input Capacitance: CA	$DC_{II}$			pF	4
Delta Input Capacitance: WCK_t, WCK_c	$DC_{12}$			pF	5
Input/Output Capacitance: DQ, DQE	$C_{IO}$			pF	
Output Capacitance: RCK_t, RCK_c	Co <sub>1</sub>			pF	
<b>Output Capacitance: ERR</b>	Co <sub>2</sub>			pF	
Input Capacitance: CA	C <sub>11</sub>			pF	
Input Capacitance: WCK t, WCK c	C <sub>I2</sub>			pF	

**Table 126 — Silicon Pad Capacitance**

NOTE 1 Silicon pad capacitance values are not subject to production test. They are verified by design and characterization and validated by de-embedding the package L & C parasitics. The capacitance is measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>SS</sub> applied with all other signals floating.

NOTE 2  $DC<sub>IO</sub> = C<sub>IO</sub>$  (Max) – C<sub>IO</sub> (Min)

NOTE 3  $DC<sub>01</sub> = Absolute value of C RCK_t - C RCK_c$ 

NOTE 4  $DC_{II} = C_{II} (Max) - C_{II} (Min)$ 

NOTE 5  $DC_{12}$  = Absolute value of C WCK\_t – C WCK\_c

## **8.3 Package Electrical Specification**



#### **Table 127 — Package Electrical Specification**

 $\text{Td}_{PKG}(\text{total per pin}) = \sqrt{L_{PKG}}^*C_{PKG}$ 

NOTE 4  $DZ_{01} =$  Absolute value of  $Z_{01}$  RCK\_t –  $Z_{12}$  RCK\_c

NOTE 5 DTd<sub>O1</sub> = Absolute value of  $Td_{01}$  RCK\_t –  $Td_{12}$  RCK\_c

NOTE 6  $DZ_{12} =$  Absolute value of  $Z_{12}$  WCK\_t –  $Z_{12}$  WCK\_c

NOTE 7 DTd<sub>I2</sub> = Absolute value of Td<sub>I2</sub> WCK\_t – Td<sub>I2</sub> WCK\_c

## **8.4 Package Thermal Characteristics**

#### **Table 128 — Package Thermal Characteristics**



NOTE 4 Theta\_JB and Theta\_JC are derived through a package thermal simulation.

NOTE 5 Psi\_JB and Psi\_JT parameters as defined in JESD51-12 are derived through a package thermal simulation.

## **8.5 Electrostatic Discharge Sensitivity Characteristics**

#### **Table 129 — Electrostatic Discharge Sensitivity Characteristics**



### **8.6 Operating Temperature Range**

GDDR7 operating temperature refers to the junction temperature of the GDDR7 SGRAM as being reported via the Temperature Sensor Readout of Info Read. The Info Read (IRD) command shall be issued in regular intervals on the 2 or 4 channels of the device, depending on the selected channel configuration, to verify that the maximum support operating temperature is not exceeded.

GDDR7 SGRAMs supports JESD402-1 operating temperature ranges. For specific ranges available and supported in a device, please refer to vendor datasheets and JESD402-1B or later. *T[ABLE](#page-269-0) 130* thru *T[ABLE](#page-269-1) 132* show examples of the ranges that could be supported in a device.

#### **Table 130 — Operating Temperature Range Example 1**

<span id="page-269-0"></span>

#### **Table 131 — Operating Temperature Range Example 2**



#### **Table 132 — Operating Temperature Range Example 3**

<span id="page-269-1"></span>

## **8.7 DC Operating Conditions**

Initially, all GDDR7 SGRAMs are designed for 1.2 V typical  $V_{DD}$  and  $V_{DDQ}$  voltage supplies. GDDR7 SGRAMs can also be designed for 1.1 V typical V<sub>DD</sub> and V<sub>DDQ</sub> voltage supplies, or be designed to support multiple V<sub>DD</sub> and V<sub>DDQ</sub> supply voltages, e.g., 1.2 V and 1.1 V. Vendor datasheets should be consulted for actual V<sub>DD</sub> and V<sub>DDQ</sub> voltages supported, as factors such as process technology and supported system voltage(s) many require typical operating voltages to be added, dropped or maintained over time.

GDDR7 SGRAMs can also support the switching of the  $V_{DD}$  and  $V_{DDQ}$  supply voltages during sleep mode. The Dynamic Voltage Switching (DVS) procedure should be followed when switching between supply voltages. Vendor datasheets should be consulted for details regarding DVS support.

**HUAWEI** 

JEDEC Standard No. 239.01

Page 254

## **8.7 DC Operating Conditions (cont'd)**



## **Table 133 — DC Operating Conditions**

	<b>Symbol</b>	1.20 V Range		1.10 V Range					
<b>Parameter</b>		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	Unit	<b>Notes</b>
CA[4:0] input logic low voltage for device configuration at exit from reset state	V <sub>IHL2</sub>			$0.2 \times V_{DDO}$	-		$0.2 \times V_{\text{DDO}}$	$\mathbf{V}$	
Input leakage current (any input $0V \le V_{IN} \le V_{DDQ}$ ; all other signals not under test $= 0V$ )	$I_{IL}$							μA	
Output Leakage Current (outputs are disabled; $0V \leq V_{OUT} \leq V_{DDO}$ )	$\log$							μA	
WCK clock input mid-point voltage	$V_{MP}(DC)$	$V_{REFCA}$ - $0.1V$	$\overline{\phantom{a}}$	$V_{REFCA} + 0.1V$ Vreeca - 0.1V			$V_{REFCA} + 0.1V$	$\mathbf{V}$	8
WCK clock input differential voltage	$V_{IDWCK}(DC)$	0.175			0.165			$\mathbf{V}$	9
External resistor value	ZQ	118.8	120	121.2	118.8	120	121.2	Ω	

**Table 133 — DC Operating Conditions (cont'd)**

NOTE 1 GDDR7 SGRAMs are designed to tolerate PCB designs with separate V<sub>DD</sub> and V<sub>DDQ</sub> power regulators.

NOTE 2 DC bandwidth is limited to 20 MHz.

NOTE 3 AC noise in the system is estimated at 50mV pk-pk for the purpose of DRAM design.

NOTE 4 The reference voltage for the DQ and DQE inputs is generated internally, and its values are determined by the PAM3, VREFDH and VREFDL level and offset mode register bits. The typical VREFDH and VREFDL levels depend on the selected data termination value; the values in this table represent the ideal data eye center with 40 Ohm ODT and 40 Ohm host-side driver strength; see Mode Register 16 (MR16) and 17 (MR17) for details. THE 118.8 120<br>
The and V<sub>DDQ</sub> power regulators.<br>
DRAM design.<br>
y, and its values are determined by the Hali<br>
values are determined by the Hali<br>
values are determined by the Hali<br>
ideal data eye center with 48 Oh

NOTE 5 The reference voltage for the CA inputs is generated internally, and its values are determined by the Half VREFC and VREFCA mode register bits. The typical VREFCA level depends on the selected CA termination value; the values in this table represent the ideal data eye center with 48 Ohm ODT and 40 Ohm host-side driver strength; see Mode Register 13 (MR13) for details.

NOTE 6 Programmable VREFCA levels are not supported with VREFCA2.

NOTE 7 V<sub>IHR2</sub> and V<sub>ILR2</sub> apply at exit from reset state when latching default device configurations.

NOTE 8 The WCK t and WCK c input reference level (for timing referenced to WCK t and WCK c) is the point at which WCK t and WCK c cross. Please refer to the applicable timings in the AC Timings table.

NOTE 9 VIDWCK is the magnitude of the difference between the input level on WCK t and the input level on WCK c. The input reference level for signals other than WCK t and WCK c is either VREFC, VREFC2, VREFDH, VREFDL or VREFD2.

## **8.8 AC Operating Conditions**

GDDR7 does not specify AC operating conditions as the dynamic behavior of a GDDR7 DRAM is expected to depend a lot on the characteristics of the individual target system. Users therefore are encouraged to work with the DRAM vendors on related topics like signaling, clocking, jitter or power supply noise, to validate the stable operation of the DRAM in the target system.

## **9 IDD**

This chapter defines IDD and IDDQ measurement conditions such as test load and patterns.

- IDD currents are measured as time-averaged currents, with all V<sub>DD</sub> balls of the device under test tied together. IDDQ and IPP currents are not included in IDD currents.
- IDDQ currents are measured as time-averaged currents with all V<sub>DDQ</sub> balls of the device under test tied together. IDD and IPP currents are not included in IDDQ currents:
- IPP currents are measured as time-averaged currents with all Vpp balls of the device under test tied together. IDD and IDDQ currents are not included in IPP currents:

**Attention:** IDDQ values cannot be directly used to calculate IO power of the device. They can be used to support correlation of simulated IO power to actual IO power.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- CABI, CAPAR, CAPARBLK, PSN/SEV, RDCRC, WRCRC and PAM3 are enabled;
- DQE\_HZ, ECS\_ON, CAOSC and Data Scramble are disabled;
- WCK frequency is set with DCC enabled (if DCC supported);
- VDD and VDDQ range are set;
- DQs and DQE are ODT during all cycles without data traffic;
- ODTs are enabled with 40 Ohm for DQs and 48 Ohm for WCKs and CAs; ODT offsets are disabled; ZQ auto calibration is enabled; and Bata Scramble are disable enabled (if DCC supported<br>Il cycles without data traffic<br>for DQs and 48 Ohm for W(<br>et to appropriate values;<br>WRITEs with appropriate <sup>1</sup><br>and RCKLEVEL is set to F
- WLmrs, RLmrs, RAS, WR are set to appropriate values;
- CRC is enabled for READs and WRITEs with appropriate WRCRC2ERR and DQERL settings;
- RCKTYPE is set to differential and RCKLEVEL is set to Full swing;
- Command Address (CA) inputs include the CABI bit in CA1
- Each channel consists of ten DQs and one DQE pin;
- RNOP2, CNOP2 and all address inputs pulled HIGH during idle command cycles;
- RCK is always on mode in IDD3NR, IDD4R and IDD7 with differential RCKTYPE and full swing RCKLEVEL; RCK is disabled in all other IDD condition.
- Data pattern (one burst of 32) used with IDD4R, IDD4W and IDD7 pattern:
	- This pattern are specified as un-encoded raw payload data;
	- For IDD4R/W, the pattern are defined based on the polynomial of  $X^{14} + X^{13} + X^{12} + X^2 + 1$ with 16383 length.
	- For IDD7, when cycling thru all 16 banks, the same pattern can be replicated 4x.
	- To avoid DQ to DQ correlation, the PRBS will sequentially generate blocks of 256 raw data bits for each transfer, that are distributed to the 8 internal data lanes (pre-encoding). For example: the first 32 consecutive generated bits to the Data lane 0, the next 32 bits on Data lane  $1, \ldots$ , until data lane 7.
	- The PRBS can be initiated with any random seed.
	- DRAM vendors can provide the additional IDD numbers to reflect the worst case scenario outside JEDEC.

## **9 IDD (cont'd)**

- Basic IDD, IPP and IDDQ Measurement Conditions including timings used for IDD Measurement-Loop Patterns are described in *T[ABLE](#page-275-0) 134*.
- IDD Measurements are done after properly initializing the device. This includes the pre-load of the memory array with data pattern used with IDD4R and IDD7 measurements.
- The IDD, IPP and IDDQ Measurement-Loop patterns shall be executed at least once before actual measurement is started.
- The measurements shall be taken separately with the device configured to 4-channel mode and 2-channel mode.
- Measurements are taken per device with the same IDD Measurement-Loop Patterns on all active channels.

**HUAWEI** 

# **9 IDD (cont'd)**

## **Table 134 — IDD Specifications and Test Conditions**

<span id="page-275-0"></span>



## **Table 134 — IDD Specifications and Test Conditions (cont'd)**



## **Table 134 — IDD Specifications and Test Conditions (cont'd)**

# <span id="page-278-1"></span>**9 IDD (cont'd)**

<span id="page-278-0"></span>

<b>Parameter</b>		<b>Value</b>		Unit	<b>Notes</b>		
		<b>Min</b>	<b>Max</b>				
tRC		50		ns			
tRAS		30	33	ns	$\mathbf{1}$		
tRP		17	20	ns	1		
tRCDRD		18		ns			
tRFCab	16, 24, 32Gb	200		ns			
	48, 64Gb	TBD		ns			
	16, 24, 32Gb	120		ns			
tRFCpb	48, 64Gb	TBD		ns			
tREFI		1.9		$\mu$ s			
tRAS and tRP are vendor specific, but the sum of tRAS and tRP should be the same as tRC = 50 ns. NOTE <sub>1</sub> <b>Contract Contract Contract</b>							

**Table 135 — AC Parameter Condition for IDD Test**





# <span id="page-279-0"></span>**9 IDD (cont'd)**



## **Table 137 — IDD0F Measurement-Loop Pattern**

# <span id="page-280-0"></span>**IDD (cont'd)**



## **Table 138 — IDD4R Measurement-Loop Pattern**



# **Table 138 — IDD4R Measurement-Loop Pattern (cont'd)**

Sub-Loop	<b>CK4 Cycle</b>	<b>Row Command</b>	<b>Col Command</b>	Data		
	82	RNOP <sub>2</sub> READ Bank 5 Col 2C'h				
	83	RNOP <sub>2</sub>				
	84	RNOP2				
	85	RNOP <sub>2</sub>	READ Bank 10 Col 3F'h			
	86	RNOP <sub>2</sub>				
	87	RNOP <sub>2</sub>	READ Bank 15 Col 0B'h			
	88	RNOP <sub>2</sub>	READ Bank 0 Col 17'h			
	89	RNOP <sub>2</sub>				
	90	RNOP <sub>2</sub>	READ Bank 5 Col 0E'h			
	91	RNOP <sub>2</sub>				
	92	RNOP2	READ Bank 10 Col 00'h			
	93	RNOP <sub>2</sub>				
	94	RNOP <sub>2</sub>	READ Bank 15 Col 07'h			
	95	RNOP2				
	96	RNOP2	READ Bank 0 Col 20'h	<b>PRBS-14</b>		
	97	RNOP <sub>2</sub>				
	98	RNOP <sub>2</sub>	READ Bank 5 Col 3C'h			
	99	RNOP <sub>2</sub>				
$\boldsymbol{0}$	100	RNOP <sub>2</sub>	READ Bank 10 Col 29'h			
	101	RNOP <sub>2</sub>				
	102	RNOP <sub>2</sub>	READ Bank 15 Col 11'h			
	103	RNOP2				
	104	RNOP <sub>2</sub>	READ Bank 0 Col 32'h			
	105	RNOP <sub>2</sub>				
	106	RNOP <sub>2</sub>	READ Bank 5 Col 17'h			
	107	RNOP2				
	108	RNOP2	READ Bank 10 Col 3B'h			
	109	RNOP <sub>2</sub>				
	110	RNOP <sub>2</sub>	READ Bank 15 Col 21'h			
	111	RNOP2				
	112	RNOP <sub>2</sub>	READ Bank 0 Col 2C'h			
	113	RNOP <sub>2</sub>				
	114	RNOP2	READ Bank 5 Col 3F'h			
	115	RNOP <sub>2</sub>				
	116	RNOP <sub>2</sub>	READ Bank 10 Col 0B'h			
	117	RNOP <sub>2</sub>				
	118	RNOP <sub>2</sub>	READ Bank 15 Col 17'h			
	119	RNOP <sub>2</sub>				

**Table 138 — IDD4R Measurement-Loop Pattern (cont'd)**



#### **Table 138 — IDD4R Measurement-Loop Pattern (cont'd)**

NOTE 1 PRBS data patterns are defined based on the polynomial of  $X^{14} + X^{13} + X^{12} + X^2 + 1$ .

NOTE 2 DRAM vendors can use a vendor specific pattern designed to generate IDD values as close as possible to a PRBS data pattern described in NOTE 1 as a temporary alternative. Also, DRAM vendors can provide a conversion factor that allows the projection of the equivalent IDD values compared to the PRBS pattern.

**HUAWEI** 

# <span id="page-284-0"></span>**IDD (cont'd)**



## **Table 139 — IDD4W Measurement-Loop Pattern**

<b>Sub-Loop</b>	<b>CK4 Cycle</b>	<b>Row Command</b>	<b>Col Command</b>	Data			
	38	RNOP <sub>2</sub>	WRITE Bank 15 Col 3C'h				
	39	RNOP2					
	40	RNOP2	WRITE Bank 0 Col 29'h				
	41	RNOP <sub>2</sub>					
	42 RNOP <sub>2</sub>	WRITE Bank 5 Col 11'h					
	43	RNOP <sub>2</sub>					
	44	RNOP2	WRITE Bank 10 Col 32'h				
	45	RNOP <sub>2</sub>					
	46	RNOP2	WRITE Bank 15 Col 17'h				
	47	RNOP <sub>2</sub>					
	48	RNOP <sub>2</sub>	WRITE Bank 0 Col 3B'h				
	49	RNOP2					
	50	RNOP <sub>2</sub>					
	51	RNOP2	WRITE Bank 5 Col 21'h				
	52	RNOP <sub>2</sub>					
	53	RNOP <sub>2</sub>	WRITE Bank 10 Col 2C'h				
	54	RNOP <sub>2</sub>					
	55	RNOP <sub>2</sub>	WRITE Bank 15 Col 3F'h				
	56	RNOP <sub>2</sub>	WRITE Bank 0 Col 0B'h				
$\boldsymbol{0}$	57	RNOP <sub>2</sub>		<b>PRBS-14</b>			
	58	RNOP <sub>2</sub>	WRITE Bank 5 Col 17'h				
	59	RNOP <sub>2</sub>					
	60	RNOP <sub>2</sub>	WRITE Bank 10 Col 0E'h				
	61	RNOP <sub>2</sub>					
	62	RNOP <sub>2</sub>	WRITE Bank 15 Col 00'h				
	63	RNOP <sub>2</sub>					
	64	RNOP <sub>2</sub>	WRITE Bank 0 Col 14'h				
	65	RNOP <sub>2</sub>					
	66	RNOP2	WRITE Bank 5 Col 20'h				
	67	RNOP <sub>2</sub>					
	68	RNOP2	WRITE Bank 10 Col 3C'h				
	69	RNOP <sub>2</sub>					
	70	RNOP <sub>2</sub>	WRITE Bank 15 Col 29'h				
	71	RNOP <sub>2</sub>					
	72	RNOP <sub>2</sub>	WRITE Bank 0 Col 11'h				
	73	RNOP <sub>2</sub>					
	74	RNOP <sub>2</sub>	WRITE Bank 5 Col 32'h				
	75	RNOP <sub>2</sub>					
	76	RNOP <sub>2</sub>	WRITE Bank 10 Col 17'h				
	77	RNOP <sub>2</sub>					

**Table 139 — IDD4W Measurement-Loop Pattern (cont'd)**

<b>Sub-Loop</b>	<b>CK4 Cycle</b>	<b>Row Command</b>	<b>Col Command</b>	<b>Data</b>	
	78	RNOP <sub>2</sub>	WRITE Bank 15 Col 3B'h		
	79	RNOP <sub>2</sub>			
	80 RNOP <sub>2</sub>		WRITE Bank 0 Col 21 <sup>h</sup>		
	81	RNOP <sub>2</sub>			
	82	RNOP2	WRITE Bank 5 Col 2C'h		
	83	RNOP <sub>2</sub>			
	84	RNOP <sub>2</sub>	WRITE Bank 10 Col 3F'h		
	85	RNOP <sub>2</sub>			
	86	RNOP <sub>2</sub>	WRITE Bank 15 Col 0B'h		
	87	RNOP <sub>2</sub>			
	88	RNOP <sub>2</sub>	WRITE Bank 0 Col 17 <sup>h</sup>		
	89	RNOP <sub>2</sub>			
	90	RNOP <sub>2</sub>	WRITE Bank 5 Col 0E'h		
	91	RNOP2			
	92	RNOP <sub>2</sub>	WRITE Bank 10 Col 00'h		
	93	RNOP <sub>2</sub>			
	94	RNOP <sub>2</sub>	WRITE Bank 15 Col 07'h		
	95	RNOP <sub>2</sub>			
	96	RNOP <sub>2</sub>	WRITE Bank 0 Col 20'h		
	97	RNOP <sub>2</sub>		<b>PRBS-14</b>	
	98	RNOP2	WRITE Bank 5 Col 3C'h		
	99	RNOP <sub>2</sub>			
$\boldsymbol{0}$	100	RNOP <sub>2</sub>	WRITE Bank 10 Col 29'h		
	101	RNOP <sub>2</sub>			
	102	RNOP <sub>2</sub>	WRITE Bank 15 Col 11'h		
	103	RNOP2			
	104	RNOP <sub>2</sub>	WRITE Bank 0 Col 32'h		
	105	RNOP <sub>2</sub>			
	106	RNOP <sub>2</sub>	WRITE Bank 5 Col 17'h		
	107	RNOP <sub>2</sub>			
	108	RNOP2	WRITE Bank 10 Col 3B'h		
	109	RNOP2			
	110	RNOP <sub>2</sub>	WRITE Bank 15 Col 21 <sup>h</sup>		
	111	RNOP <sub>2</sub>			
	112	RNOP <sub>2</sub>	WRITE Bank 0 Col 2C'h		
	113	RNOP <sub>2</sub>			
	114	RNOP <sub>2</sub>	WRITE Bank 5 Col 3F'h		
	115	RNOP2			
	116	RNOP <sub>2</sub>	WRITE Bank 10 Col 0B'h		
	117	RNOP <sub>2</sub>			
	118	RNOP2	WRITE Bank 15 Col 17'h		
	119	RNOP <sub>2</sub>			
	120	RNOP2			
	121	RNOP2	WRITE Bank 0 Col 0E'h		

**Table 139 — IDD4W Measurement-Loop Pattern (cont'd)**





**HUAWEI**
# **[IDD](#page-273-0) (cont'd)**



## **Table 140 — IDD7 Measurement-Loop Pattern**



# **Table 140 — IDD7 Measurement-Loop Pattern (cont'd)**



# **Table 140 — IDD7 Measurement-Loop Pattern (cont'd)**



# **Table 140 — IDD7 Measurement-Loop Pattern (cont'd)**



#### **Table 140 — IDD7 Measurement-Loop Pattern (cont'd)**

NOTE 1 PRBS data patterns are defined based on the polynomial of  $X^{14} + X^{13} + X^{12} + X^2 + 1$ .

NOTE 2 DRAM vendors can use a vendor specific pattern designed to generate IDD values as close as possible to a PRBS data pattern described in NOTE 1 as a temporary alternative. Also, DRAM vendors can provide a conversion factor that allows the projection of the equivalent IDD values compared to the PRBS pattern.

NOTE 3 Sub-loop 0 can be repeated indefinitely to extend the IDD7 measurement time.

## **10 AC Timings**



## **Table 141 — AC Timings**











#### **Table 141 — AC Timings (cont'd)**

DRFM command duration tDRFM  $2 \times BRC \times tRRF(min)$  – ns [65](#page-303-9)

DRFM command cycle time per row tRRF 60 – ns









#### **Table 141 — AC Timings (cont'd)**

#### **NOTES for Table 141 - AC Timings**

- 1. All parameters assume proper device initialization.
- 2. Tests for AC timing may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage and temperature range specified.
- <span id="page-301-0"></span>3. Values in fields that are left blank are vendor specific. The vendor datasheet shall be consulted for actual values.
- <span id="page-301-1"></span>4. The average WCK clock high and low width are averaged over 500 WCK cycles.

eraged over 500 WCR cycles.

\n
$$
tWCK(avg) = \left(\sum_{j=1}^{N} tWCKj\right)/N
$$
\nwhere  $N = 500$ 

\nis to each individual WCK clock cyclued-by-4 WCK frequency. All laterings. However, the accumulated jitter

\nwe done for more details on the interna

where  $N = 500$ 

- <span id="page-301-2"></span>5. The absolute WCK clock high and low width applies to each individual WCK clock cycle.
- <span id="page-301-3"></span>6. CK4 is a DRAM internal clock that operates at a divided-by-4 WCK frequency. All latencies and other timings are referenced to CK4. As CK4 is an internal clock, there is no definition for CK4 timings. However, the accumulated jitter over 4-contiguous WCK cycles is the significant contributor to CK4 timing uncertainty. Consult the vendor for more details on the internal CK4.
- <span id="page-301-4"></span>7. Parameter fWCKNRZ applies when NRZ mode is selected in MR0 OP8.
- <span id="page-301-5"></span>8. Parameter fWCKSERCK applies when the RCK type is set to single-ended in MR9 OP2. The maximum value is vendor specific and may be less than fWCK(max).
- <span id="page-301-6"></span>9. Parameter fWCKHRCK applies when the RCK level is set to half swing in MR9 OP3. The maximum value is vendor specific and may be less than fWCK(max).
- <span id="page-301-7"></span>10. Parameter fWCKPGM applies when post package repair is enabled in MR31 OP11.
- <span id="page-301-8"></span>11. Parameter tWCK2CA defines the WCK-to-CA offset range for CA inputs. The minimum and maximum values are positive numbers and cover all delay variation over PVT. Command/address (CA) bus training is required to determine the actual tWCK2CA offset for reliable device operation.
- <span id="page-301-9"></span>12. Parameter tCA2CA defines the maximum skew among the CA[4:0] inputs under worst case conditions. Parameter tWCK2CA defines the mean value of the earliest and latest CA input, tCA2CA(min) the negative offset to tWCK2CA for the earliest CA input and tCA2CA(max) the positive offset to tWCK2CA for the latest CA input.
- <span id="page-301-10"></span>13. The CA input pulse width is a design target. The value will be characterized but not tested on each device.
- <span id="page-301-11"></span>14. Parameter tWCK2CA\_VOLT defines the variation of tWCK2CA from changes of the VDDQ supply voltage. The parameter is determined for the worst-case process corner and maximum operating temperature; the value will be characterized but not tested on each device.
- <span id="page-301-12"></span>15. Parameter tWCK2CA\_TEMP defines the variation of tWCK2CA from changes of the operating temperature. The parameter is determined for the worst-case process corner and nominal VDDQ supply voltage; the value will be characterized but not tested on each device.
- <span id="page-301-13"></span>16. RCK\_t and RCK\_c are both single-ended output drivers. If enabled, they can be configured to drive a differential clock pattern on both outputs, or a single-ended clock pattern on RCK\_t only.
- <span id="page-301-14"></span>17. The support of the DCC is optional.
- <span id="page-301-15"></span>18. Parameter tWCK2RCK defines the WCK-to-RCK\_t/\_c offset range. The minimum and maximum values are positive numbers and cover all delay variation over PVT. RCK must be enabled to determine the actual tWCK2RCK offset for reliable device operation.
- <span id="page-301-16"></span>19. Parameter tWCK2RCK\_VOLT defines the variation of tWCK2RCK from changes of the VDDQ supply voltage. The parameter is determined for the worst-case process corner and maximum operating temperature; the value will be characterized but not tested on each device.
- <span id="page-301-17"></span>20. Parameter tWCK2RCK\_TEMP defines the variation of tWCK2RCK from changes of the operating temperature. The parameter is determined for the worst-case process corner and nominal VDDQ supply voltage; the value will be characterized but not tested on each device.
- <span id="page-301-18"></span>21. Parameter tRCK2LZ defines the time period for RCK to transition from High-Z to driving static H/L levels.
- <span id="page-301-19"></span>22. Parameter tRCK2HZ defines the time period for RCK to transition from driving static H/L levels to High-Z.
- <span id="page-301-20"></span>23. The RCKEN latency must be set to a value large enough to satisfy the tRCK\_ST timing.

#### **NOTES for Table 141 - AC Timings**

- <span id="page-302-0"></span>24. Parameter tRCK\_HS equals RL - RCKEN - RCK\_LS when RCKMODE is set to Start with Read commands (MR9 OP[1:0]=01<sub>B</sub>); the parameter equals RL + tRCKSTRT2RD - RCKEN - RCK\_LS when RCKMODE is set to Start with RCKSTRT command (MR9 OP[1:0]=10B).
- <span id="page-302-1"></span>25. Parameter tRCKST2SP applies when RCKMODE is set to Start with RCKSTRT command (MR9 OP[1:0]=10 $_B$ ).
- <span id="page-302-2"></span>26. Parameter tRD2RCKSTOP applies when RCKMODE is set to Start with Read command (MR9 OP[1:0]=01 $_B$ ). Read commands in this context comprise RD, RDA, IRD, RDTR and RDWTEC commands.
- <span id="page-302-3"></span>27. Parameter tRCKSTRT2RD applies when RCKMODE is set to Start with RCKSTRT command (MR9 OP[1:0]=10 $_B$ ). Read commands in this context comprise RD, RDA, IRD, RDTR and RDWTEC commands.
- <span id="page-302-4"></span>28. Parameter tRCKSP2ST applies when RCKMODE is set to Start with Read command (MR9 OP[1:0]=01<sub>B</sub>) or Start with RCKSTRT command  $(MR9 OP[1:0]=10<sub>B</sub>)$ . Read commands in this context comprise RD, RDA, IRD, RDTR and RDWTEC commands.
- <span id="page-302-5"></span>29. Parameter tRCKSTOP2MR9\_12 must be observed when the RCK mode in MR9 OP[1:0] is set to either Start with Read command or Start with RCKSTRT command and RCK is running. In both cases RCK must be stopped via the RCKSTOP command before changing RCK related settings in MR9 or MR12.
- <span id="page-302-6"></span>30. Parameter tWCK2DQI defines the WCK-to-DQ/DQE offset range for write data. The minimum and maximum values are positive numbers and cover all delay variation over PVT. Write data training is required to determine the actual tWCK2DQI offset for reliable device operation.
- <span id="page-302-7"></span>31. Parameter tDQ2DQI defines the maximum skew among all DQ/DQE inputs under worst case conditions. Parameter tWCK2DQI defines the mean value of the earliest and latest DQ/DQE input, tDQ2DQI(min) the negative offset to tWCK2DQI for the earliest DQ/DQE input and tDQ2DQI(max) the positive offset to tWCK2DQI for the latest DQ/DQE input.
- <span id="page-302-8"></span>32. Parameter tWCK2DQI\_VOLT defines the variation of tWCK2DQI from changes of the VDDQ supply voltage. The parameter is determined for the worst-case process corner and maximum operating temperature; the value will be characterized but not tested on each device.
- <span id="page-302-9"></span>33. Parameter tWCK2DQI\_TEMP defines the variation of tWCK2DQI from changes of the operating temperature. The parameter is determined for the worst-case process corner and nominal VDDQ supply voltage; the value will be characterized but not tested on each device.
- <span id="page-302-10"></span>34. Parameter tWCK2DQO defines the WCK-to-DQ/DQE offset range for read data. The minimum and maximum values are positive numbers and cover all delay variation over PVT. Read data training is required to determine the actual tWCK2DQO offset for reliable device operation.
- <span id="page-302-11"></span>35. Parameter tDQ2DQO defines the maximum skew among all DQ/DQE outputs under worst case conditions. Parameter tWCK2DQO defines the mean value of the earliest and latest DQ/DQE output, tDQ2DQO(min) the negative offset to tWCK2DQO for the earliest DQ/DQE output and tDQ2DQO(max) the positive offset to tWCK2DQO for the latest DQ/DQE output. it, tDQ2DQO(min) the negative offset for the latest DQ/DQE output.<br>
In of tWCK2DQO from changes of the product of two two functions of the product of two states of the product of two functions of the product of the product
- <span id="page-302-12"></span>36. Parameter tWCK2DQO\_VOLT defines the variation of tWCK2DQO from changes of the VDDQ supply voltage. The parameter is determined for the worst-case process corner and maximum operating temperature; the value will be characterized but not tested on each device.
- <span id="page-302-13"></span>37. Parameter tWCK2DQO\_TEMP defines the variation of tWCK2DQO from changes of the operating temperature. The parameter is determined for the worst-case process corner and nominal VDDQ supply voltage; the value will be characterized but not tested on each device.
- <span id="page-302-14"></span>38. Parameter tSEV2ERR defines the internal latency from a Read command for reporting severity errors on the ERR signal when SEV2ERR is enabled in MR5 OP9.
- <span id="page-302-15"></span>39. Parameter tWCK2ERRINT defines the internal WCK-to-CA parity error delay range with variable CAPARERR latency. The support of the variable latency is vendor specific.
- <span id="page-302-16"></span>40. Parameter tWCK2ERRO defines the WCK-to-ERR offset range. The minimum and maximum values are positive numbers and cover all delay variation over PVT. ERR pin training is required to determine the actual tWCK2ERRO offset for reliable device operation.
- <span id="page-302-17"></span>41. Parameter tWCK2ERRO\_VOLT defines the variation of tWCK2ERRO from changes of the VDDQ supply voltage. The parameter is determined for the worst-case process corner and maximum operating temperature; the value will be characterized but not tested on each device.
- <span id="page-302-18"></span>42. Parameter tWCK2ERRO\_TEMP defines the variation of tWCK2ERRO from changes of the operating temperature. The parameter is determined for the worst-case process corner and nominal VDDQ supply voltage; the value will be characterized but not tested on each device.
- <span id="page-302-19"></span>43. Parameter tCAT\_DQ2DQO defines the maximum skew among all DQ outputs under worst case conditions in CA training mode. Parameter tADR defines the mean value of the earliest and latest DQ output, tCAT\_DQ2DQO(min) the negative offset to tADR for the earliest DQ output and tCAT\_DQ2DQO(max) the positive offset to tADR for the latest DQ output.
- <span id="page-302-20"></span>44. The DRAM may not recognize a CSP command for tCAPAR2CSP time after a CA parity error is found.
- <span id="page-302-21"></span>45. RNOP2 and CNOP2 commands must be issued during the tCSP\_POST period.
- <span id="page-302-22"></span>46. Parameter tDCC defines the minimum number of CK4 clock cycles required between the MRS command that starts the DCC and a subsequent MRS command that sets the DCC to hold state.
- <span id="page-302-23"></span>47. BL is 16 in PAM3 mode and 32 in NRZ mode.
- <span id="page-302-24"></span>48. The tIRD2IRDSA delay for back-to-back IRD commands to the same Info Register Address (IRA) permits a steady data output for longer than a single burst. Back-to-back IRD commands to the same Info Register Address (IRA) are supported for IRAs 0 to 7 and 32 to 39 only.
- <span id="page-302-25"></span>49. The number of CK4 cycles required to meet tRC is the number of CK4 cycles required for tRAS and the number of CK4 cycles required for tRP.
- <span id="page-302-26"></span>50. For Reads and Write with Auto Precharge enabled the internal precharge will be hold off until tRAS(min) has been satisfied. The number of CK4 clock cycles to meet tRAS(min) is programmed in MR3 OP[6:0].
- <span id="page-302-27"></span>51. Parameters tRCDLTR, tRCDRTR, and tRCDWTR apply for a first ACT command issued in bank idle state; the parameters shall be ignored for subsequent ACT commands issued in bank active state.
- <span id="page-302-29"></span>52. Parameter tCCD applies when consecutive Read or Write commands access different banks. The parameter also applies to gapless consecutive RDTR or WRTR commands.
- <span id="page-302-30"></span>53. Read commands comprise RD and RDA commands. Write commands comprise WR and WRA commands.
- <span id="page-302-31"></span>54. Parameter tCCDSB applies when consecutive Read or Write commands access the same bank.
- <span id="page-302-28"></span>55. Parameter tLTRTR applies when data training is set to FIFO mode in MR23 OP0.
- <span id="page-302-32"></span>56. The RDWTEC command is used in Write training to read out write training burst error counter values. The command is only valid when LFSR data training is enabled in MR23 OP0.
- <span id="page-302-33"></span>57. Parameter tWRRTR applies when data training is set to LFSR mode in MR23 OP0. In FIFO training mode it is required to load the FIFO via LDFF or WRTR commands before issuing RDTR commands.

#### **NOTES for Table 141 - AC Timings**

- <span id="page-303-2"></span>58. Parameter tWTRWR applies when data training is set to LFSR mode in MR23 OP0. In FIFO training mode a WRTR command must be followed by a RDTR command.
- <span id="page-303-3"></span>59. Parameter tWTR applies when consecutive commands access different banks.
- <span id="page-303-4"></span>60. Parameter tWTRSB applies when consecutive commands access the same bank. The parameters also applies when ECC engine test mode is enabled.
- <span id="page-303-5"></span>61. The difference between the tWCK2DQO and tWCK2DQI timings must be considered when calculating the minimum system bus turnaround time tBTT. Any signal flight time between host and DRAM is not included in the formula.
- <span id="page-303-6"></span>62. RCK and data output timings may not be guaranteed during tKO after a REFab command which can impact the last read transaction. In that case, a REFab command shall only be issued when all previous read operations have completed which is when the last data element including CRC has been transmitted on the data outputs.
- <span id="page-303-7"></span>63. A maximum of 8 consecutive REFab commands can be posted to a channel, meaning that the maximum absolute interval between any REFab command and the next REFab command is  $9 \times$  tREFI.
- <span id="page-303-8"></span>64. Parameters tRFMab and tRFMpb apply only to devices that require the use of Refresh Management (RFM), or when Adaptive Refresh Management (ARFM) is enabled in MR8 OP[1:0].
- <span id="page-303-9"></span>65. Refer to the *DIRECTED REFRESH M[ANAGEMENT](#page-210-0) (DRFM)* section for details.
- <span id="page-303-10"></span>66. Parameter tABREF is relevant only when array refresh is normally performed using the REFpb command. REFab commands must be issued at a minimum rate of tABREF to allow impedance updates from the auto-calibration engine to occur.
- <span id="page-303-11"></span>67. Parameter tKO must be observed regardless whether auto-calibration is enabled or disabled in MR5 OP11.
- <span id="page-303-13"></span>68. CAPARERR is programmed in MR15 OP[11:8]. With CAPAR disabled, CAPAR2ERR is assumed to be 0 nCK4 in the equation, resulting in 10 nCK4.
- <span id="page-303-14"></span>69. Parameter tSLXFC must be observed following tSLX if the WCK frequency in MR12 OP[8:4] has changed. The value is vendor specific, and tSLXFC can be ignored in case a value of 0ns is specified.
- <span id="page-303-15"></span>70. RNOP2 and CNOP2 commands must be issued during tSLXFC, tSLX\_CAT and tCSP\_PRE periods.
- <span id="page-303-16"></span>71. Values for parameters tSLX\_CAT and/or tCSP\_PRE may depend on the WCK frequency as set in MR12 OP[8:4]. Refer to the vendor datasheet for details.
- <span id="page-303-18"></span>72. Parameter tMOD applies to MR10 to MR14 only when the FD\_FLAG bit in MR0 OP11 is set to  $1_B$ .
- <span id="page-303-19"></span>73. Parameter tMOD15 applies instead of tMOD only when the FD\_FLAG bit in MR0 OP11 is set to 1B. RNOP2 and CNOP2 are required during the tMOD15 period.
- <span id="page-303-20"></span>74. Parameter tMODRCK applies to RCK\_t and RCK\_c outputs instead of tMOD when RCKMODE in MR9 OP[1:0] is either changed from 00<sub>B</sub> (disable) to  $11<sub>B</sub>$  (always on) or back to  $00<sub>B</sub>$  (disable).
- <span id="page-303-24"></span><span id="page-303-21"></span>75. Refer to the *MODE R[EGISTERS](#page-54-0)* section for mode registers that are allowed to be modified in bank active state.
- 76. Parameter tVREFCA applies when the VREFCA level has been changed in MR14 OP[6:0] or when the Half VREFCA bit has been changed in MR14 OP11. tVREFCA is a constant value for the device and is referenced from the MRS command to when the 90% level of the delta between old and new VREFC voltage has been reached. Fig. 1.1 The Helperta of the FD\_FLAG bit in MR0 OP11<br>
when the FD\_FLAG bit in MR0 OP11<br>
c outputs instead of tMOD when RC<br>
isters that are allowed to be modified<br>
wel has been changed in MR14 OP[6<br>
device and is referenced
- <span id="page-303-25"></span>77. Parameter tVREFD applies when the VREFDL and VREFDH levels have been changed in MR16 OP[6:0] and MR17 OP[6:0], respectively, or when the signaling level (PAM3 / NRZ) has been changed in MR0 OP8. tVREFD is a constant value for the device and is referenced from the MRS command to when the 90% level of the delta between old and new VREFD voltage has been reached.
- <span id="page-303-26"></span>78. Providing ECS events at tECSint rate ensure that the error check and scrub of the whole memory array is completed with 24 hours. Note that tECSint is density dependent and that for a given device the density per channel is different for 4-channel and 2-channel modes.
- <span id="page-303-27"></span>79. Parameter tVS must be observed when either the VDD or VDDQ supply voltage or both supply voltages have changed.
- <span id="page-303-29"></span><span id="page-303-28"></span>80. Parameter tDQMAPON defines the delay between the MRS command that enables DQ map mode and a valid read-out on the DQ signals. 81. Parameter tDQMAPOFF defines the delay between the MRS command that disables DQ map mode and when the DQ signals have returned to their default state.
- <span id="page-303-1"></span>82. tRCK\_AON\_CATX is a vendor specific max but must not be greater than tCATX + tCSP\_POST.
- <span id="page-303-17"></span>83. tRCK\_AON\_SLX is a vendor specific max but must not be greater than tSLX + tCSP\_PRE + tCSP\_POST when exiting Sleep or exiting Self Refresh Sleep with no frequency change, and tSLX + tSLXFC + tCSP\_PRE + tCSP\_POST when exiting Self Refresh Sleep with a frequency change.
- <span id="page-303-12"></span>84. The timing for REFab (TR=H) to Mode Register Set command delay is tREFMRS and REFab (TR=H) to LDFF command delay is tREFLDFF.
- <span id="page-303-22"></span>85. RCKSTRT to MR9 or MR12 is illegal. Before issue MRS to MR9 or MR12 command, RCK must be properly stopped.
- <span id="page-303-23"></span>86. RCKSTOP to MR9 or MR12 programming delay is tRCKSTOP2MR9\_12
- <span id="page-303-0"></span>87. The Min and Max values of the tWCK parameter are average values that define the operating frequency range of the device. For the Min/Max range of the tWCK absolute values please follow the indications in the AC Operating Conditions section.

## **10 AC Timings (cont'd)**



## **Table 142 — Latency Timings (Part 1) for GDDR7 DRAMs Supporting Implicit CAPARBLK\_LAT**

## **10 AC Timings (cont'd)**



## **Table 143 — Latency Timings (Part 1) for GDDR7 DRAMs Supporting Explicit CAPARBLK\_LAT**

# **10 AC Timings (cont'd)**



#### **Table 144 — Latency Timings (Part 2)**

NOTE 1 Refer to the *MODE R[EGISTERS](#page-54-1)* section for the definition and use of the related register fields.

NOTE 2 Timings in this table are the same for CAPARBLK on and off cases.

NOTE 3 For CAPAR2ERR, GDDR7 SGRAMs may support the variable latency setting (MR15 OP[11:8] = 0000<sub>B</sub>), one or more fixed latency settings (MR15 OP[11:8]  $\neq$  0000<sub>B</sub>), or both.

# <span id="page-307-0"></span>**AC Timings (cont'd)**



## **Table 145 — Frequency Dependent AC Timings**

# **11 Package Specification**

## **11.1 Signals**





## **11.2 Ball-Out**

GDDR7 SGRAMs support a vendor defined mapping of logical DQ[9:0] signals to physical package pins. The ball-out as shown in *F[IGURE](#page-309-0) 152* uses the term DQp[9:0]\_[A:D] with letter "p" referring to the physical locations of the 10 DQ pins per channel. The correspondence between these pin locations and the logical DQ[9:0] signals will be found in a vendor specific mapping table (*T[ABLE](#page-310-0) 147*). It is pointed out that the location of the 10 DQ and their mapping to logical signals is the same for the 4 channels, which preserves the symmetry across the channels.



<span id="page-309-0"></span>**Figure 152 — 266 Ball BGA Ball-Out**

## <span id="page-310-0"></span>**11.2 Ball-Out (cont'd)**



#### **Table 147 — Example Logical Signal to Physical Pin Mapping for DQ[9:0]**

NOTE 1 The ball coordinates reflect the fixed locations of the DQp[9:0] pins in channels A to D. The mapping to logical signals as in the "Logical Signal" column is vendor specific; the mapping shown in the table is provided as an example and applies to all 4 channels. Refer to the vendor datasheet for the specific signal mapping.

## **11.3 DQ Map Mode**

The DQ map mode allows the host to electronically retrieve the vendor defined mapping of logical DQ[9:0] signals to physical DQ package balls. This mode is enabled by setting MR29 OP4 to  $1_B$ . While in this mode, the physical DQ that corresponds to the logical DQ as selected by MR29 OP[3:0] drives a static Low (or -1 level in PAM3 mode), while all other DQs drive a static High (or +1 level in PAM3 mode). The complete logical-to-physical DQ mapping will be obtained by selecting each logical DQ one after the other and observing which physical DQ drives a Low. Refer to *T[ABLE](#page-311-0) 148* for the pin selection.

A first DQ pin drives the static Low latest a time tDQMAPON(max) after the MRS commands that enables DQ map mode; the value will be held until another DQ is selected by a subsequent MRS command that changes the pin selection in MR29 OP[4:0], or until an MRS command that terminates DQ map mode by setting MR29 OP4 back to  $0_B$ . The DQ pins return to their default state latest by tDQMAPOFF(max). While in DQ map mode, DQE state is vendor specific. However, it should not be driven to Low in NRZ mode and to -1 or 0 level in PAM3 mode.

Only NOP commands and MRS commands to MR29 are allowed while in DQ map mode, and RCK will retain its state (on or off) as set prior to enabling DQ map mode. It is pointed out that no phase relationship is specified between RCK and DQs in this mode.

<span id="page-311-0"></span>





**11.3 DQ Map Mode (cont'd)**

NOTE 1 Valid commands are shown single CK4 cycle for illustration purposes but could be single or multicycle. In either case the reference for timings is to the last CK4 cycle of the command. See the *C[LOCKING](#page-22-0)* section for more details.

## **Figure 153 — DQ Map Mode Timing**

**HUAWEI** 

## **11.4 Package Outline**



**Figure 154 — Package Dimensions**

**Table 149 — Package Parameters**

A $\overline{z}$ 11.0 X <b>Figure 154 — Package Dimensions</b> Table 149 – Package Parameters						
<b>Parameter</b>	<b>Symbol</b>	<b>Minimum</b>	<b>Nominal</b>	<b>Maximum</b>	<b>Variation</b>	Unit
Width	X		12.0		$\pm 0.1$	mm
Length	Y		14.0		$\pm 0.1$	mm
Height	Z		1.0		$\pm 0.1$	mm
<b>Ball diameter</b>	b	0.35		0.50	$\pm 0.05$	mm
Standoff	Z1					mm
Ball pitch	eX		0.75			mm
	eY		0.73			mm
GDDR7 package width, length, ball diameter and standoff specification is compliant to MO-353, variation PBGA-B266[266]_I0p73- NOTE <sub>1</sub> $R12p0x14p0Z#$ -C0p5Z#. NOTE <sub>2</sub> The nominal ball diameter and standoff $(Z1)$ are vendor specific.						

## **11.5 2-Channel Mode Enable**

A GDDR7 SGRAM based memory system is typically divided into several channels. A GDDR7 SGRAM device comprises 4 independent 8-bit wide channels. At initialization, it can be configured to operate in a 4-channel mode or be configured for a 2-channel mode. For 2-channel mode the devices are typically assembled on opposite sides of the PCB in what is referred to as a clamshell.

Whether in 4-channel mode or 2-channel mode the device will operate with a point-to-point connection on the high speed command / address (CA) and data signals. In 2-channel mode channels B and D will be inactive; all signals of channels B and D in that mode shall be in High-Z state and left floating in the system.

The channel configuration is set with RESET\_n going High on channels A and C. For 4-channel mode signals CA0\_A, CA0\_B, CA0\_C and CA0\_CD must be driven High; for 2-channel mode signals CA0\_A and CA0\_C must be driven Low. Once the configuration has been set, it cannot be changed during normal operation. Usually, the configuration is fixed in the system.

Details of the 2-channel mode detection are depicted in *F[IGURE](#page-314-0) 155*. A comparison of 4-channel mode and 2-channel mode systems is shown in *F[IGURE](#page-315-0) 156*. *F[IGURE](#page-317-0) 158* shows examples of the board topologies that are supported in GDDR7.



<span id="page-314-0"></span>**Figure 155 — Enabling 2-Channel Mode**

## **11.5 2-Channel Mode Enable (cont'd)**







<span id="page-315-0"></span>**Figure 156 — Example System View for 4-Channel Mode vs. 2-Channel Mode**

#### **11.5 2-Channel Mode Enable (cont'd)**

*F[IGURE](#page-316-0) 157* is an example that clarifies the use of 2-channel mode and how the channels are enabled/disabled to give the controller the view of the same bytes that a controller sees with a single 4-channel device. For a 2-channel using 2 devices in a clamshell design example, two channels come from Channel A and C from the top device and two channels come from the bottom Channel A and C and will look equivalent at the controller to a 4-channel mode.



<span id="page-316-0"></span>**Figure 157 — Byte Orientation in Clamshell Topology**

JEDEC Standard No. 239.01

Page 300

<span id="page-317-0"></span>HOST CH<sub>0</sub> CH 1

CHA CHC

CH C CHA

#### **11.5 2-Channel Mode Enable (cont'd)**

The simple block diagram in *F[IGURE](#page-317-0) 158* demonstrates some of the flexibility of PCB routing.



#### **Single side configurations**



HOST CH 2 CH 3

Legend:

DATA, CA, WCK

## **Annex A — (Informative) Differences between Document Revisions**

- A.1 Differences between JESD239.01 and JESD239
- Added a cautionary message on the cover page and page before Table of Contents regarding an ongoing update by the formulating subcommittee that may require host design changes.
- Updated the wording of the "Notice" and "Do Not Violate the Law" pages to the latest JEDEC standard
- Added this Annex

**HUAWEI** 

JEDEC Standard No. 239.01 Page 302

> This page intentionally left blank **Huadistric Separation and Separation Separation 2014**



## **Standard Improvement Form JEDEC Standard No. JESD239.01**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:





