JEDEC STANDARD

DDR3 SDRAM Specification

JESD79-3E

(Revision of JESD79-3D, August 2009)

July 2010

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

xx

NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met. **xxx**

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by

©JEDEC Solid State Technology Association 2010

3103 North 10th Street, Suite 240 South

Arlington, VA 22201

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current

Catalog of JEDEC Engineering Standards and Publications online at

http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A.

All rights reserved

PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

> JEDEC Solid State Technology Association 3103 North 10th Street, Suite 240 South Arlington, Virginia 22201 or call (703) 907-7559 h Street, S
n, Virginia

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

List of Figures

List of Figures

List of Figures

List of Tables

List of Tables

This page left blank.

x

1 Scope

This document defines the DDR3 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 512 Mb through 8 Gb for x4, x8, and x16 DDR3 SDRAM devices. This specification was created based on the DDR2 specification (JESD79-2) and some aspects of the DDR specification (JESD79). Each aspect of the changes for DDR3 SDRAM operation were considered and approved by committee ballot(s). The accumulation of these ballots were then incorporated to prepare this JESD79-3 specification, replacing whole sections and incorporating the changes into Functional Description and Operation.

JEDEC Standard No. 79-3E Page 2

This page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

2 DDR3 SDRAM Package Pinout and Addressing

2.1 DDR3 SDRAM x4 Ballout using MO-207

(Top view: see balls through package)

Support balls indicate mechanical support balls with no internal connection. Any of the
support ball depending upon the DRAM with Support balls Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

O Populated ball + Ball not populated

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

2.2 DDR3 SDRAM x8 Ballout using MO-207

(Top view: see balls through package)

NOTE: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

MO-207 Variation DT-z (x8)

2.3 DDR3 SDRAM x16 Ballout using MO-207

(Top view: see balls through package)

NOTE: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

 $TOOO+++OOO$

Q Populated ball + Ball not populated

1 2 3 4 5 6 7 8 9 10 11 MO-207 Variation DY-z (x16) with support balls

2.4 Stacked / dual-die DDR3 SDRAM x4 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on nonstacked, single-die devices unless otherwise explicitly stated.

O Populated ball + Ball not populated

MO-207 Variation DW-z (x4) with support balls

2.5 Stacked / dual-die DDR3 SDRAM x8 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on nonstacked, single-die devices unless otherwise explicitly stated.

O Populated ball + Ball not populated

MO - 207 Variation DW-z (x8) with support balls

2.6 Stacked / dual-die DDR3 SDRAM x16 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on nonstacked, single-die devices unless otherwise explicitly stated.

MO - 207 Variation DU-z (x16)
1 2 3 4 5 6 7 8 9

Q Populated ball + Ball not populated MO - 207 Variation DY-z

(x16) with support balls

2.7 Quad-stacked / Quad-die DDR3 SDRAM x4 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

O Populated ball $+$ Ball not populated

MO-207 Variation DW-z (x4) with support balls

2.8 Quad-stacked / Quad-die DDR3 SDRAM x8 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

O Populated ball $+$ Ball not populated

MO - 207 Variation DW-z (x8) with support balls

2.9 Quad-stacked / Quad-die DDR3 SDRAM x16 Ballout using MO-207

(Top view: see balls through package)

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

1 2 3 4 5 6 7 8 9 MO - 207 Variation DU-z (x16)

O Populated ball $+$ Ball not populated

MO - 207 Variation DY-z

(x16) with support balls

2.9 Quad-stacked / Quad-die DDR3 SDRAM x16 Ballout using MO-207 (Cont'd)

Figure 1 — Qual-stacked / Quad-die DDR3 SDRAM x4 rank association

Figure 2 — Qual-stacked / Quad-die DDR3 SDRAM x8 rank association

Figure 3 — Qual-stacked / Quad-die DDR3 SDRAM x16 rank association

2.10 Pinout Description

Table 1 — Input/output functional description

2.10 Pinout Description (Cont'd)

 $\boldsymbol{\phi}$

2.11 DDR3 SDRAM Addressing

2.11.1 512Mb

2.11.2 1Gb

2.11.3 2Gb

2.11.4 4Gb

2 DDR3 SDRAM Package Pinout and Addressing (Cont'd) 2.11 DDR3 SDRAM Addressing (Cont'd)

2.11.5 8Gb

NOTE 1. Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = $2^{\text{COLBITS}} * \text{ORG} \div 8$ where COLBITS = the number of column address bits $ORG =$ the number of I/O (DQ) bits

3 Functional Description

3.1 Simplified State Diagram

This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.

Figure 4 — Simplified State Diagram

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit
REF	Refresh	RESET	Start RESET Procedure	MPR	Multi-Purpose Register
ZQCL	ZQ Calibration Long	ZOCS	ZQ Calibration Short	$\overline{}$	
NOTE: See "Command Truth Table" on page 33 for more details.					

Table 2 — State Diagram Command Definitions

3 Functional Description (Cont'd)

3.2 Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row; refer to ["DDR3 SDRAM Addressing" on page 15](#page-28-5) for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

3 Functional Description (Cont'd)

3.3 RESET and Initialization Procedure

3.3.1 Power-up Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- 1. Apply power (RESET# is recommended to be maintained below 0.2 x VDD; all other inputs may be undefined). RESET# needs to be maintained for minimum 200 us with stable power. CKE is pulled "Low" anytime before RESET# being de-asserted (min. time 10 ns). The power voltage ramp time between 300 mv to VDDmin must be no greater than 200 ms; and during the ramp, VDD > VDDQ and $(VDD - VDDQ) < 0.3$ volts.
	- VDD and VDDQ are driven from a single power converter output, AND
	- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
	- Vref tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After RESET# is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
3. Clocks (CK, CK#) DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK#) need to be started and stabilized for at least 10 ns or 5 tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also, a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE is registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET# deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
- 5. After CKE is being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. *(tXPR=max (tXS ; 5 x tCK)*
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 – BA2).
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.

JEDEC Standard No. 79-3E Page 20

3.3 RESET and Initialization Procedure (Cont'd)

3.3.1 Power-up Initialization Sequence (Cont'd)

Figure 5 — Reset and Initialization Sequence at Power-on Ramping

3 Functional Description (Cont'd)

3.3 RESET and Initialization Procedure (Cont'd)

3.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2 * VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100 ns. CKE is pulled "LOW" before RESET being deasserted (min. time 10 ns).
- 2. Follow Power-up Initialization Sequence steps 2 to 11.
- 3. The Reset sequence is now completed; DDR3 SDRAM is ready for normal operation.

Figure 6 — Reset Procedure at Power Stable Condition

3 Functional Description (Cont'd)

3.4 Register Definition

3.4.1 Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e., written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown in [Figure 7](#page-35-2) .

Figure 7 — tMRD Timing

The MRS command to Non-MRS command delay, tMOD, is required for the DRAM to update the features, except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown in [Figure 8](#page-35-3).

Figure 8 — tMOD Timing
3.4 Register Definition (Cont'd) 3.4.1 Programming the Mode Registers (Cont'd)

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e., all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. If the RTT_NOM Feature is enabled in the Mode Register prior and/or after an MRS Command, the ODT Signal must continuously be registered LOW ensuring RTT is in an off State prior to the MRS command. The ODT Signal may be registered high after tMOD has expired. If the RTT_NOM Feature is disabled in the Mode Register prior and after an MRS command, the ODT Signal can be registered either LOW or HIGH before, during and after the MRS command. The mode registers are divided into various fields depending on the functionality and/or modes.

3.4.2 Mode Register MR0

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS#, RAS#, CAS#, WE#, BA0, BA1, and BA2,

3.4 Register Definition (Cont'd) 3.4.2 Mode Register MR0 (Cont'd)

while controlling the states of address pins according to [Figure 9](#page-37-0).

*1: BA2 and A13~A15 are RFU and must be programmed to 0 during MRS.

- *2: WR (write recovery for autoprecharge)min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns] / tCK[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.
- *3: The table only shows the encodings for a given Cas Latency. For actual supported Cas Latency, please refer to speedbin tables for each frequency
- *4: The table only shows the encodings for Write Recovery. For actual Write recovery timing, please refer to AC timingtable.

Figure 9 — MR0 Definition

3.4 Register Definition (Cont'd) 3.4.2 Mode Register MR0 (Cont'd)

3.4.2.1 Burst Length, Type and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in [Figure 9](#page-37-0). The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in [Table 3](#page-38-0). The burst length is defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8, and 'on the fly' which allows BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.

Table 3 — Burst Type and Burst Order

NOTE 1 In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

NOTE 2 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.

NOTE 3 T: Output driver for data and strobes are in high impedance.

NOTE 4 V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

NOTE 5 X: Don't Care.

3.4.2.2 CAS Latency

The CAS Latency is defined by MR0 (bits A9-A11) as shown in [Figure 9.](#page-37-0) CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL) ; $RL = AL + CL$. For more information on the supported CL and AL settings based on the operating clock frequency, refer to ["Standard Speed Bins" on page 159.](#page-172-0) For detailed Read operation, refer to ["READ Operation" on page 56](#page-69-0).

3.4 Register Definition (Cont'd) 3.4.2 Mode Register MR0 (Cont'd)

3.4.2.3 Test Mode

The normal operating mode is selected by MR0 (bit $A7 = 0$) and all other bits set to the desired values shown in [Figure 9.](#page-37-0) Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM Manufacturer and should NOT be used. No operations or functionality is specified if $A7 = 1$.

3.4.2.4 DLL Reset

The DLL Reset bit is self-clearing, meaning that it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read commands or ODT synchronous operations).

3.4.2.5 Write Recovery

The programmed WR value MR0 (bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/ tCK[ns]). The WR must be programmed to be equal to or larger than tWR(min).

3.4.2.6 Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 $(A12 = 1)$, or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior t the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

3 Functional Description (Cont'd)

3.4 Register Definition (Cont'd)

3.4.3 Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to [Figure 10.](#page-40-0)

*** 1 : BA2 and A8, A10, and A13 ~ A15 are RFU and must be programmed to 0 during MRS.**

Figure 10 — MR1 Definition

3.4.3.1 DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with

3.4 Register Definition (Cont'd) 3.4.3 Mode Register MR1 (Cont'd)

MR1 $(A0 = 0)$, the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enabled upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, except when RTT WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation refer to ["DLL-off Mode" on page 37](#page-50-0).

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2 $\{A10, A9\} = \{0,0\}$, to disable Dynamic ODT externally.

3.4.3.2 Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as shown in [Figure 10.](#page-40-0)

3.4.3.3 ODT Rtt Values

DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The nominal termination value Rtt. Nom is programmed in MR1. A separate value (Rtt. WR) may be programmed in MR2 to enable a unique RTT value when ODT is enabled during writes. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.
3.4.3.4 Additive Latency (AL) during writes even when Rtt_Nom is disabled.

3.4.3.4 Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown in [Table 4.](#page-41-0)

NOTE: AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.

3.4.3.5 Write leveling

For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew. [See 4.8 "Write](#page-55-0) [Leveling" on page 42](#page-55-0) for more details.

3.4 Register Definition (Cont'd) 3.4.3 Mode Register MR1 (Cont'd

3.4.3.6 Output Disable

The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in [Figure 10.](#page-40-0) When this feature is enabled $(A12 = 1)$, all output pins (DQs, DQS, DQS#, etc.) are disconnected from the device, thus removing any loading of the output drivers. This feature may be useful when measuring module power, for example. For normal operation, A12 should be set to '0'.

3.4.3.7 TDQS, TDQS#

TDQS (Termination Data Strobe) is a feature of X8 DDR3 SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

TDQS is not supported in X4 or X16 configurations. When enabled via the mode register, the same termination resistance function is applied to the TDQS/TDQS# pins that is applied to the DQS/DQS# pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS# pin is not used. See [Table 5](#page-42-0) for details.

The TDQS function is available in X8 DDR3 SDRAM only and must be disabled via the mode register A11=0 in MR1 for X4 and X16 configurations.

NOTE 1 If TDQS is enabled, the DM function is disabled.

NOTE 2 When not used, TDQS function can be disabled to save termination power.

NOTE 3 TDQS function is only available for X8 DRAM and must be disabled for X4 and X16.

3 Functional Description (Cont'd) 3.4 Register Definition (Cont'd)

3.4.4 Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.

MR2 Programming

1 | 1 | 0 | 11 (0.935 ns > tCK(avg) \geq 0.833 ns) 1 | 1 | 1 | 12 $(0.833 \text{ ns} > tCK(\text{avg}) \ge 0.75 \text{ ns})$

*** 1 : BA2, A5, A8, A11 ~ A15 are RFU and must be programmed to 0 during MRS.**

*** 2 : The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.**

During write leveling, Dynamic ODT is not available.

Figure 11 — MR2 Definition

3.4 Register Definition (Cont'd)

3.4.4 Mode Register MR2 (Cont'd)

3.4.4.1 Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in [Figure 11](#page-43-0) will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

3.4.4.2 CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5), as shown in [Figure 11.](#page-43-0) CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL = AL + CWL. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to ["Standard Speed Bins" on](#page-172-0) [page 159.](#page-172-0) For detailed Write operation refer to ["WRITE Operation" on page 68.](#page-81-0)

3.4.4.3 Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. For more details refer to ["Extended Temperature Usage" on page 46](#page-59-0). DDR3 SDRAMs must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the optional ASR function or program the SRT bit appropriately.

3.4.4.4 Dynamic ODT (Rtt_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT setings. In Write leveling mode, only RTT_Nom is available. For details on Dynamic ODT operation, refer to ["Dynamic ODT" on page 94](#page-107-0). amic ODT".
ble that the t

3 Functional Description (Cont'd) 3.4 Register Definition (Cont'd)

3.4.5 Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.

MR3 Programming

*** 1 : BA2, A3 - A15 are RFU and must be programmed to 0 during MRS.**

*** 2 : The predefined pattern will be used for read synchronization.**

*** 3 : When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.**

Figure 12 — MR3 Definition

3.4.5.1 Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit $A2 = 0$). Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode. For detailed MPR operation refer to ["Multi Purpose Register" on page 48](#page-61-0).

4.1 Command Truth Table

Notes 1, 2, 3, and 4 apply to the entire Command Truth Table

Note 5 applies to all Read/Write commands

[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care, V=Valid]

Table 6 — Command Truth Table

4.1 Command Truth Table (Cont'd)

Table 6 — Command Truth Table (Cont'd)

4.2 CKE Truth Table

Notes 1-7 apply to the entire CKE Truth Table.

For Power-down entry and exit parameters [See 4.17 "Power-Down Modes" on page 81](#page-94-0).

CKE low is allowed only if tMRD and tMOD are satisfied.

Table 7 — CKE Truth Table

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.2 CKE Truth Table (Cont'd)

Table 7 — CKE Truth Table (Cont'd)

4.3 No OPeration (NOP) Command

The No OPeration (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS# LOW and RAS#, CAS#, and WE# HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. **xxx**

4.4 Deselect Command

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

4.5 DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to ["Input clock frequency change" on page 40](#page-53-0)

The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode. tDQSCK(DLL_off) values are vendor specific.

 $(CL=6, BL=8):$

Note: The tDQSCK is used here for DQS, DQS# and DQ to have a simplified diagram; the DLL_off shift will affect both timings in the same way and the skew between all DQ and DQS, DQS# signals will still be tDQSQ.

 $\left[\begin{array}{cc} \cdot \\ \cdot \end{array}\right]$ TRANSITIONING DATA $\left[\begin{array}{cc} \nearrow \\ \end{array}\right]$ DON'T CARE

4.6 DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0".

4.6.1 DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires the frequency to be changed during Self-Refresh, as outlined in the following procedure:

- 1. Starting from Idle state (All banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)
- 2. Set MR1 bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) is satisfied.
- 5. Change frequency, in guidance with ["Input clock frequency change" on page 40](#page-53-0).
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 8. Wait tXS, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. A ZQCL command may also be issued after tXS). **xxx**
- 9. Wait for tMOD, then DRAM is ready for next command.

8. Any valid command

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.6 DLL on/off switching procedure (Cont'd)

4.6.2 DLL "off" to DLL "on" Procedure

To switch from DLL "off" to DLL "on" (with required frequency change) during Self-Refresh:

- 1. Starting from Idle state (All banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered.)
- 2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with ["Input clock frequency change" on page 40](#page-53-0).
- 4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 6. Wait tXS, then set MR1 bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK.)
- 9. Wait for tMOD, then DRAM is ready for next command (Remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a
 zQCL command was issued. ZQCL command was issued.

Figure 15 — DLL Switch Sequence from DLL Off to DLL On

4.7 Input clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means that, once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and

t CKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to ^tCKSRX. When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications must still be met as outlined in [See 4.16 "Self-Refresh Operation" on page 79.](#page-92-0) The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL_on- mode -> DLL_off -mode transition sequence, refer to ["DLL on/off switching procedure" on page 38.](#page-51-0)

The second condition is when the DDR3 SDRAM is in Precharge Power-down mode (either fast exit mode or slow exit mode). If the RTT_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of ^tCKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM ^tCKSRX before Precharge Power-down may be exited; after Precharge Power-down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency, additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency. This process is depicted in [Figure 16 on page 41](#page-54-0). **x** uously be regote
by the register pal can be regote
bes LOW bef

4.7 Input clock frequency change (Cont'd)

disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal
can be registered either LOW or HIGH in this case.

Figure 16 — Change Frequency during Precharge Power-down

4.8 Write Leveling

For better signal integrity, the DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew.

The memory controller can use the 'write leveling' feature and feedback from the DDR3 SDRAM to adjust the DQS - DQS# to CK - CK# relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS - DQS# to align the rising edge of DQS - DQS# with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK - CK#, sampled with the rising edge of DQS - DQS#, through the DQ bus. The controller repeatedly delays DQS - DQS# until a transition from 0 to 1 is detected. The DQS - DQS# delay established though this exercise would ensure tDQSS specification. Besides tDQSS, tDSS and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS - DQS# signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be better than the absolute limits provided in the chapter "AC Timing Parameters" in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is shown in [Figure 17.](#page-55-1)

DQS - DQS# driven by the controller during leveling mode must be terminated by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations X4, X8, and X16. On a X16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS(diff_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff DQS(diff LDQS) to clock relationship.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.8 Write Leveling (Cont'd)

4.8.1 DRAM setting for write leveling & DRAM termination function in that mode

DRAM enters into Write leveling mode if A7 in MR1 set 'High' and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set 'Low' [\(Table 8\)](#page-56-0). Note that in write leveling mode, only DQS/ DQS# terminations are activated and deactivated via ODT pin, unlike normal operation ([Table 9](#page-56-1)).

NOTE: In Write Leveling Mode with its output buffer disabled (MR1[bit7] = 1 with $MR1$ [bit12] = 1) all RTT_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled $(MR1[bit7] = 1$ with $MR1[bit12] = 0)$ only RTT_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

4.8.2 Procedure Description

The Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. When entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or DESELECT commands are allowed, as well as an MRS command to change Qoff bit (MR1[A12]) and an MRS command to exit write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7]=0) may also change MR1 bits of A12-A11, A9, A6-A5, and A2-A1. Since the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The Controller may assert ODT after tMOD, at which time the DRAM is ready to accept the ODT signal. of all DRAN
ed driving mo
an MRS con

The Controller may drive DQS low and DQS# high after a delay of tWLDQSEN, at which time the DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD, the controller provides a single DQS, DQS# edge which is used by the DRAM to sample CK - CK# driven from controller. tWLMRD(max) timing is controller dependent.

DRAM samples CK - CK# status with rising edge of DQS - DQS# and provides feedback on all the DQ bits asynchronously after tWLO timing. Either one or all data bits ("prime DQ bit(s)") provide the leveling feedback. The DRAM's remaining DQ bits are driven Low statically after the first sampling procedure. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS/DQS#) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS - DQS# delay setting and launches the next DQS/DQS# pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS - DQS# delay setting and write leveling is achieved for the device. [Figure 18](#page-57-0) describes the timing diagram and parameters for the overall Write Leveling procedure.

JEDEC Standard No. 79-3E Page 44

4.8 Write Leveling (Cont'd) 4.8.2 Procedure Description (Cont'd)

as shown in above Figure, and maintained at this state through out the leveling procedure. 2. MRS: Load MR1 to enter write leveling mode.

3. NOP: NOP or Deselect.

4. diff DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. DQS is shown with solid line, DQS# is shown with dotted line.

5. CK, CK# : CK is shown with solid dark line, where as CK# is drawn with dotted line.

6. DQS, DQS# needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

Figure 18 — Timing details of Write leveling sequence [DQS - DQS# is capturing CK - CK# low at T1 and CK - CK# high at T2

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.8 Write Leveling (Cont'd)

4.8.3 Write Leveling Mode Exit

The following sequence describes how the Write Leveling Mode should be exited:

- 1. After the last rising strobe edge (see \sim T0), stop driving the strobe signals (see \sim Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin low (tIS must be satisfied) and continue registering low. (see Tb0).
- 3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).
- 4. 4. After tMOD is satisfied (Te1), any valid command may be registered. (MR commands may be issued after tMRD (Td1).

NOTES: 1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS, DQS# signals capturing CK high just after the T0 state. 2. Refer to Figure 15 for specific tWLO timing.

UNDEFINED DRIVING MODE	\downarrow 1 TRANSITIONING	TIME BREAK	Y/ DON'T CARE
------------------------	------------------------------	-------------------	---------------

Figure 19 — Timing details of Write leveling exit

4.9 Extended Temperature Usage

Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material:

- a. Auto Self-refresh supported
- b. Extended Temperature Range supported
- c. Double refresh required for operation in the Extended Temperature Range (applies only for devices supporting the Extended Temperature Range)

Table 10 — Mode Register Description

4.9.0.1 Auto Self-Refresh mode - ASR Mode (optional)

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit $A6 = 1_b$ and MR2 bit $A7 = 0_b$. The DRAM will manage Self-Refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0_b .

If the ASR mode is not enabled (MR2 bit.A6 = 0_b), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during Self-Refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range and Auto Self-Refresh option availability.

4.9.1 Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If ASR = 0_b , the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If $SRT = 0_b$, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If $SRT = 1_b$ then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0_b and the DRAM should not be operated outside the Normal Temperature Range.

4.9 Extended Temperature Usage (Cont'd) 4.9.1 Self-Refresh Temperature Range - SRT (Cont'd)

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range availability.

Table 11 — Self-Refresh mode summary

 \boldsymbol{r}

4.10 Multi Purpose Register

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. The basic concept of the MPR is shown in [Figure 20](#page-61-1).

Figure 20 — MPR Block Diagram
 **zister Set (MRS) command must be issue

issuing the MRS command, all banks m**
 NAPP is enabled, any subsequent PD To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit $A2 =$ 1, as shown in [Table 12.](#page-61-2) Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation, when a RD or RDA command is issued, is defined by MR3 bits A[1:0] when the MPR is enabled as shown in [Table 13.](#page-63-0) When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit $A2 = 0$). Note that in MPR mode RDA has the same functionality as a READ command which means the auto precharge part of RDA is ignored. Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.10 Multi Purpose Register (Cont'd)

4.10.1 MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x4:
	- DQ[0] drives information from MPR.
	- DQ[3:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x8:
	- DQ[0] drives information from MPR.
	- DQ[7:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x16:
	- DQL[0] and DQU[0] drive information from MPR.
	- DQL[7:1] and DQU[7:1] either drive the same information as DQL[0], or they drive 0b.
- Addressing during for Multi Purpose Register reads for all MPR agents:
	- BA[2:0]: don't care
	- A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed
	- A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to $[0,1,2,3,4,5,6,7]$, *) For Burst Chop 4 cases, the burst order is switched on nibble base $A[2]=0b$, Burst order: 0,1,2,3 $*)$ A[2]=1b, Burst order: 4,5,6,7 *)
	- A[$9:3$]: don't care
	- A10/AP: don't care
	- A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.
	- A11, A13,... (if available): don't care
- Regular interface functionality during register reads:
	- Support two Burst Ordering which are switched with A2 and A[1:0]=00b.
	- Support of read burst chop (MRS and on-the-fly via A12/BC)
- All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM. external reads:
itched with A
he-fly via A
address bits i
	- Regular read latencies and AC timings apply.
	- DLL must be locked prior to MPR Reads.
		- **NOTE:** *) Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.10 Multi Purpose Register (Cont'd)

4.10.2 MPR Register Address Definition

[Table 13](#page-63-0) provides an overview of the available data locations, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

4.10.3 Relevant Timing Parameters

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD, and tMPRR. For more details refer to ["Electrical Characteristics & AC Timing for DDR3-800 to](#page-170-0) [DDR3-2133" on page 157.](#page-170-0)

4.10.4 Protocol Example

Protocol Example (This is one example):

Read out predetermined read-calibration pattern.

Description: Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.

Protocol Steps:

- Precharge All.
- Wait until tRP is satisfied.
- MRS MR3, Opcode "A2 = 1b" and "A[1:0] = 00b"
- Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into MPR. • Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the
- period MR3 A2 =1, no data write operation is allowed.
- Read:
	- A[1:0] = '00'b (Data burst order is fixed starting at nibble, always 00b here)
	- A[2] = '0'b (For BL=8, burst order is fixed as $0, 1, 2, 3, 4, 5, 6, 7$)
	- A12/BC = 1 (use regular burst length of 8)
	- All other address pins (including BA[2:0] and A10/AP): don't care

4.10 Multi Purpose Register (Cont'd)
4.10.4 Protocol Example Cont'd) **4.10.4 Protocol Example Cont'd) 4.10 Multi Purpose Register (Cont'd)**

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

4. A[2]=1 selects upper 4 nibble bits 4....7.

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Page 53

4. A[2]=1 selects upper 4 nibble bits 4....7.

JEDEC Standard No. 79-3E
Page 54 JEDEC Standard No. 79-3E

4.11 ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0-BA2 inputs selects the bank, and the address provided on inputs A0-A15 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

4.12 PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRE-CHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRE-CHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

4.13 READ Operation

4.13.1 READ Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

 $A12 = 0$, BC4 (BC4 = burst chop, tCCD = 4)

 $A12 = 1, BL8$

A12 is used only for burst length control, not as a column address.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.13 READ Operation (Cont'd)

4.13.2 READ Timing Definitions

Read timing is shown in [Figure 27](#page-70-0) and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the DQS, DQS# differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tQSL describes the DQS, DQS# differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined.

Figure 27 — READ Timing Definition

4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)

4.13.2.1 READ Timing; Clock to Data Strobe relationship

Clock to Data Strobe relationship is shown in [Figure 28](#page-71-0) and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

• tQSL describes the data strobe low pulse width.

tLZ(DQS), tHZ(DQS) for preamble/postam ble (see [4.13.2.3](#page-72-0) and [Figure 30](#page-73-0))

- **NOTES:** 1. Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max). 2. Notwithstanding note 1, a rising strobe edge with tDQSCK(max) at T(n) can not be immediately followed by a rising strobe edge with tDQSCK(min) at T(n+1). This is because other timing
- relationships (tQSH, tQSL) exist: if tDQSCK(n+1) < 0:
	-
- tDQSCK(n) < 1.0 tCK (tQSHmin + tQSLmin) | tDQSCK(n+1) |
3. The DQS, DQS# differential output high time is defined by tQSH and the DQS, DQS# differential output low time is defined by tQSL.
	- 4. Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case).
	- 5. The minimum pulse width of read preamble is defined by tRPRE(min).
- 6. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZDSQ(max) on the right side.
7. The minimum pulse width of read postamble is defined by tRPST(min).
	-
	- 8. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.

Figure 28 — Clock to Data Strobe Relationship
4.13 READ Operation (Cont'd)

4.13.2 READ Timing Definitions (Cont'd)

4.13.2.2 READ Timing; Data Strobe to Data relationship

The Data Strobe to Data relationship is shown in [Figure 29](#page-72-0) and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined

Figure 29 — Data Strobe to Data Relationship

4.13.2.3 tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). [Figure 30](#page-73-0) shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.

.

4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)

tHZ(DQS), tHZ(DQ) with BL8: CK - CK# rising crossing at RL + 4 nCK tHZ(DQS), tHZ(DQ) with BC4: CK - CK# rising crossing at RL + 2 nCK

tLZ(DQS), tLZ(DQ) begin point = $2 * T1 - T2$

Figure 30 — tLZ and tHZ method for calculating transitions and endpoints

4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)

4.13.2.4 tRPRE Calculation

The method for calculating differential pulse widths for tRPRE is shown in [Figure 31](#page-74-0).

Figure 31 — Method for calculating tRPRE transitions and endpoints

4.13.2.5 tRPST Calculation

The method for calculating differential pulse widths for tRPST is shown in [Figure 32](#page-74-1).

Figure 32 — Method for calculating tRPST transitions and endpoints

Figure 34 — Nonconsecutive READ (BL8) to READ (BL8), tCCD=5

4.13.2 READ Timing Definitions (Cont'd)

4.13 READ Operation (Cont'd)
4.13.2 READ Timing Definitions (Cont'd)

4.13 READ Operation (Cont'd)

- 2. DOUT *ⁿ*= data-out from column*,* DIN *b* = data-in from column *b*.
	- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ com

4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T0 and WRITE command at T6.

Figure 36 — READ (BL8) to WRITE (BL8)

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Page 63

4.13.2 READ Timing Definitions (Cont'd)

4.13 READ Operation (Cont'd)
4.13.2 READ Timing Definitions (Cont'd)

4.13 READ Operation (Cont'd)

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

- 2. DOUT *n (or b)* = data-out from column *n (or column b)*.
	- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0.
- 4. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T4.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

JEDEC Standard No. 79-3E
Page 64 JEDEC Standard No. 79-3E

NOTE: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL - 1, AL = 0)

2. DOUT *ⁿ*= data-out from column*,* DIN *b* = data-in from column *b*.

3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0.

BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4.

Figure 40 — READ (BC4) to WRITE (BL8) OTF

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Page 65

TRANSITIONING DATA Y/J DON'T CARE

JEDEC Standard No. 79-3E

4.13.3 Burst Read Operation followed by a Precharge

Figure 41 — READ (BL8) to WRITE (BC4) OTF
 Precharge

parge command spacing to the same bank is equal to AL + The minimum external Read command to Precharge command spacing to the same bank is equal to AL + tRTP with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by tRTP.MIN = $max(4 \times nCK, 7.5 \text{ ns})$. A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

1. The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.

2. The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.

Examples of Read commands followed by Precharge are show in [Figure](#page-80-0) 42 and [Figure](#page-80-1) 43.

Figure 43 — READ to PRECHARGE, RL = 8, AL = CL-2, CL = 5, tRTP = 6, tRP = 5

4.14 WRITE Operation

4.14.1 DDR3 Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

 $A12 = 0$, BC4 (BC4 = burst chop, tCCD = 4)

 $A12 = 1$, BL8

A12 is used only for burst length control, not as a column address.

4.14.2 WRITE Timing Violations

4.14.2.1 Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the DRAM works properly. However, it is desirable, for certain minor violations, that the DRAM is guaranteed not to "hang up," and that errors are limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regards to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

4.14.2.2 Data Setup and Hold Violations

Should the data to strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example ([Figure 44 on page 69](#page-82-0)), the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5. be written to
want strobe ee
F8.5.

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

4.14.2.3 Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example ([Figure 52 on page 73](#page-86-0)) the relevant strobe edges for Write burst *n* are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst *b* the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.

4.14.2.4 Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that "belong" to a Write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).

4.14 WRITE Operation (Cont'd) 4.14.2 WRITE Timing Violations (Cont'd)

Figure 44 — Write Timing Definition and Parameters

4.14.3 Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR3 SDRAMs, consistent with the implementation on DDR2 SDRAMs. It has identical timings on write operations as the data bits as shown in [Figure 44,](#page-82-0) and though used in a unidirectional manner, is internally loaded identically to data bits to ensure matched system timing. DM is not used during read cycles for any bit organizations including x4, x8, and x16, however, DM of x8 bit organization can be used as TDQS during write cycles if enabled by the MR1[A11] setting. [See 3.4.3.7 "TDQS, TDQS#" on page 29](#page-42-0) for more details on TDQS vs. DM operations.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.14 WRITE Operation (Cont'd)

4.14.4 tWPRE Calculation

The method for calculating differential pulse widths for tWPRE is shown in [Figure 45](#page-83-0).

Figure 45 — Method for calculating tWPRE transitions and endpoints

4.14.5 tWPST Calculation

Figure 46 — Method for calculating tWPST transitions and endpoints

4.14 WRITE Operation (Cont'd) 4.14.5 tWPST Calculation (Cont'd)

3. NOP commands are shown for ease of illustration; other commands may be valid at these times. 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0.

 $\begin{array}{|c|c|c|}\n\hline\n\ddots\n\end{array}$ TRANSITIONING DATA $\begin{array}{|c|c|}\n\hline\n\end{array}$ DON'T CARE

Figure 48 — WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)

JEDEC Standard No. 79-3E Page 72

4.14 WRITE Operation (Cont'd) 4.14.5 tWPST Calculation (Cont'd)

Figure 51 — WRITE (BC4) OTF to PRECHARGE Operation

Figure 53 — WRITE (BC4) to WRITE (BC4) OTF

NOTE: 1. $RL = 5$ (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)

- 2. DIN *n* = data-in from column *n*; Dout *b* = data-out from column *b*.
	- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0.
	- BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. READ command at T13 can be either BC4 or BL8 depending on A12 status at T13.

Figure 55 — WRITE (BC4) to READ (BC4/BL8) OTF

4.14.5 tWPST Calculation (Cont'd) 4.14 WRITE Operation (Cont'd)

4.14 WRITE Operation (Cont'd)
4.14.5 tWPST Calculation (Cont'd)

TRANSITIONING DATA | / / DON'T CARE

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

2. DIN $n =$ data-in from column n ; Dout $b =$ data-out from column b .

3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
A RC4 setting activated by MR0[A1:0 = 10]

BC4 setting activated by MR0[A1:0 = 10].

Figure 57 — WRITE (BL8) to WRITE (BC4) OTF

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Page 75

2. DIN *n (or b)* = data-in from column *n (or column b)*.

3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0.

4. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4.

Figure 58 — WRITE (BC4) to WRITE (BL8) OTF

4.14.5 tWPST Calculation (Cont'd) 4.14 WRITE Operation (Cont'd)

4.14 WRITE Operation (Cont'd)
4.14.5 tWPST Calculation (Cont'd)

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

4.15 Refresh Command

The Refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires Refresh cycles at an average periodic interval of tREFI. When CS#, RAS# and CAS# are held Low and WE# High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except NOP or DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in [Figure 59.](#page-90-0) Note that the tRFC timing parameter depends on memory density.

In general, a Refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times$ tREFI (see [Figure 60\)](#page-90-1). A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times$ tREFI (see [Figure 61](#page-91-0)). At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change. by one. Not
umber of reg
rrounding Ro
6 REF comm

Figure 59 — Refresh Command Timing

Figure 60 — Postponing Refresh Commands (Example)

4.15 Self-Refresh Operation (Cont'd)

Figure 61 — Pulling-in Refresh Commands (Example)

4.16 Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS#, RAS#, CAS#, and CKE held low with WE# high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 $(A0 = 0)$, the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET#, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA and VRefDQ) must be at valid levels. VrefDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VrefDQ is valid and stable prior to CKE going back High and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode. Refresh. The I
 xxx
 xxxx
 xxxx
 xxxx
 xxxx
 xxxx
 xxxxx
 xxxxx
 xxxxx
 xxxxx

The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ["ZQ Calibration Commands" on page 107.](#page-120-0) To issue ZQ calibration commands, applicable timing requirements must be satisfied [\(See Figure 90 — "ZQ Calibration Timing" on page 108\)](#page-121-0).

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.16 Self-Refresh Operation (Cont'd)

The use of Self-Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh Mode.

Figure 62 — Self-Refresh Entry/Exit Timing

4.17 Power-**Down Modes**

4.17.1 Power-Down Entry and Exit

Power-down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read / write operation are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto-precharge and refresh are in progress, but powerdown IDD spec will not be applied until finishing those operations. Timing diagrams are shown in [Figures 63](#page-95-0) through [Figures 75](#page-101-0) with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in-progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, the device will be in active Power-Down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE and RESET#. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE_low will result in deactivation of command and address receivers after tCPDED has expired. ult in deactivation of command and address receiv
 Table 14 — Power-Down Entry Definitions

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters	
Active (A bank or more Open)	Don't Care	On	Fast	tXP to any valid command	
Precharged (All banks Precharged)	θ	Off	Slow	tXP to any valid command. Since it is in precharge state, commands here will be ACT, REF, MRS, PRE or PREA. tXPDLL to commands that need the DLL to operate, such as RD, RDA or ODT control line.	
Precharged (All banks Precharged)		On.	Fast	tXP to any valid command.	

Also, the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET# high, and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state, but all other input signals are "Don't Care." (If RESET# goes low during Power-Down, the DRAM will be out of PD mode and into reset state.) CKE low must be maintained until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined in the AC specifications table in Section 8.

Active Power Down Entry and Exit timing diagram example is shown in [Figure 63.](#page-95-0) Timing Diagrams for CKE with PD Entry, PD Exit with Read and Read with Auto Precharge, Write, Write with Auto Precharge,

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Activate, Precharge, Refresh, and MRS are shown in [Figure 64](#page-95-1) through [Figure](#page-99-0) 72. Additional clarifications are shown in [Figure 73](#page-100-0) through [Figure 75](#page-101-0).

LID command at T0 is ACT, NOP, DES or PRE with still one bank remaining
en after completion of the precharge command.
Figure 63 — Active Power-Down Entry and Exit Timing Diagram Note: VALID command at T0 is ACT, NOP, DES or PRE with still one bank remaining open after completion of the precharge command.

Figure 64 — Power-Down Entry after Read and Read with Auto Precharge

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Figure 65 — Power-Down Entry after Write with Auto Precharge

Figure 66 — Power-Down Entry after Write

JEDEC Standard No. 79-3E Page 84

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Figure 68 — Precharge Power-Down (Slow Exit Mode) Entry and Exit

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Figure 69 — Refresh Command to Power-Down Entry

Figure 70 — Active Command to Power-Down Entry

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Figure 71 — Precharge / Precharge all Command to Power-Down Entry

Figure 72 — MRS Command to Power-Down Entry

4.17.2 Power-Down clarifications - Case 1

When CKE is registered low for power-down entry, tPD(min) must be satisfied before CKE can be registered high for power-down exit. The minimum value of parameter tPD(min) is equal to the minimum value

4.17 Power-**Down Modes (Cont'd) 4.17.2 Power-Down clarifications - Case 1 (Cont'd)**

of parameter tCKE(min) as shown in [Table 68, Timing Parameters by Speed Bin](#page-182-0). A detailed example of Case 1 is shown in [Figure 73.](#page-100-0)

Figure 73 — Power-Down Entry/Exit Clarifications - Case 1

4.17.3 Power-Down clarifications - Case 2

For certain CKE intensive operations, for example, repeated 'PD Exit - Refresh - PD Entry' sequences, the number of clock cycles between PD Exit and PD Entry may be insufficient to keep the DLL updated. Therefore, the following conditions must be met in addition to tCKE in order to maintain proper DRAM operation when the Refresh command is issued between PD Exit and PD Entry. Power-down mode can be used in conjunction with the Refresh command if the following conditions are met: 1) tXP must be satisfied before issuing the command. 2) tXPDLL must be satisfied (referenced to the registration of PD Exit) before the next power-down can be entered. A detailed example of Case 2 is shown in [Figure 74](#page-100-1). ble, repeated
D Entry may
t in addition
between PD

Figure 74 — Power-Down Entry/Exit Clarifications - Case 2

4.17 Power-**Down Modes (Cont'd)**

4.17.4 Power-Down clarifications - Case 3

If an early PD Entry is issued after a Refresh command, once PD Exit is issued, NOP or DES with CKE High must be issued until tRFC(min) from the Refresh command is satisfied. This means CKE can not be registered low twice within a tRFC(min) window. A detailed example of Case 3 is shown in [Figure 75](#page-101-0).

Figure 75 — Power-Down Entry/Exit Clarifications - Case 3

5 On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS# and DM for x4 and x8 configuration (and TDQS, TDQS# for $X8$ configuration, when enabled via A11=1 in MR1) via the ODT control pin. For x16 configuration, ODT is applied to each DQU, DQL, DQSU, DQSU#, DQSL, DQSL#, DMU and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. More details about ODT control modes and ODT timing modes can be found further down in this document:

- The ODT control modes are described in [5.1](#page-102-0).
- The ODT synchronous mode is described in [5.2](#page-103-0)
- The dynamic ODT feature is described in [5.3](#page-107-0)
- The ODT asynchronous mode is described in [5.4](#page-113-0)
- The transitions between ODT synchronous and asynchronous are described in [5.4.1](#page-114-0) through [5.4.4](#page-118-0)

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown in [Figure 76.](#page-102-1)

Figure 76 — Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information, see below. The value of RTT is determined by the settings of Mode Register bits (see [Figure 10 on page 27](#page-40-0) and [Figure 11 on page 30\)](#page-43-0). The ODT pin will be ignored if the Mode Registers MR1 and MR2 are programmed to disable ODT, and in self-refresh mode.

5.1 ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if any of MR1 {A9, A6, A2} or MR2 {A10, A9} are non zero. In this case, the value of RTT is determined by the settings of those bits (see [Figure on page 27](#page-40-1)).

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (unless ODT is disabled by MR).
- DRAM does not use any write or read command decode information.
- • The Termination Truth Table is shown in [Table 15.](#page-102-2)

Table 15 — Termination Truth Table

5 On-Die Termination (ODT) (Cont'd)

5.2 Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- Any bank active with CKE high
- Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLon = WL - 2; ODTLoff = WL - 2.

5.2.1 ODT Latency and Posted ODT

In Synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = $CWL + AL - 2$; ODTLoff = CWL + AL - 2. For details, refer to the ODT Timing Parameters listed in [Table 68 on page 169](#page-182-0) and Table 69 on page 176.
 5.2.2 Timing Parameters and [Table 69 on page 176](#page-189-0).

5.2.2 Timing Parameters

In synchronous ODT mode, the following timing parameters apply (see also [Figures 77](#page-104-0)):

ODTLon, ODTLoff, $t_{\text{AON,min,max}}$, $t_{\text{AOF,min,max}}$.

Minimum RTT turn-on time (t_{AON}) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn on time $(t_{AON}$ max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time (t_{AOF}) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time $(t_{AOF}$ max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 ($BL = 4$) or ODTH8 ($BL = 8$) after the Write command (see [Figure 78](#page-105-0)). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Figure 77 — Synchronous ODT Timing Example for AL = 3; CWL = 5; ODTLon = AL + CWL - 2 = 6.0; **ODTLoff ⁼ AL + CWL - 2 ⁼ 6** \cdot **AL** = 3; C
+ CWL - 2

Figure 78 — Synchronous ODT example with BL = 4, WL = 7.
 CH4 after assertion (T1); ODT must be kept high ODTH4 (BL = 4) or OD

st registered high to ODT first registered low, or from registration of Write ODT must be held high for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL = 4) or ODTH8 (BL = 8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered high at T6 ,ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.

5.2.3 ODT during Reads

As the DDR3 SDRAM can not terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the example below. As shown in [Figure](#page-106-0) 79 below, at cycle T15, DRAM turns on the termination when it stops driving, which is determined by tHZ. If DRAM stops driving early (i.e., tHZ is early), then tAONmin timing may apply. If DRAM stops driving late (i.e., tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example in [Figure](#page-106-0) 79.

Figure 79 — ODT must be disabled externally during Reads by driving ODT low. (example: $CL = 6$; $AL = CL - 1 = 5$; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8)

5 On-Die Termination (ODT) (Cont'd)

5.3 Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

5.3.1 Functional Description:

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

- Two RTT values are available: RTT_Nom and RTT_WR.
	- The value for RTT Nom is preselected via bits $A[9,6,2]$ in MR1.
	- The value for RTT WR is preselected via bits A[10,9] in MR2.
- During operation without write commands, the termination is controlled as follows:
	- Nominal termination strength RTT_Nom is selected.
	- Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.
- When a write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:
	- A latency ODTLcnw after the write command, termination strength RTT_WR is selected.
	- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT_Nom is selected.
	- Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

[Table 16](#page-107-1) shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode. which are re

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt WR, MR2 ${A10, A9} = {0,0}$, to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 ($BL = 4$) or ODTH8 ($BL = 8$) after the Write command (see [Figure 78](#page-105-0)). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
ODT turn-on Latency	ODTLon	registering external ODT signal high	turning termination on	ODTL on $= W L - 2$	t_{CK}
ODT turn-off Latency	ODTLoff	registering external ODT signal low	turning termination off	ODTL of $f = WL - 2$	t_{CK}
ODT Latency for changing from RTT Nom to RTT WR	ODTLcnw	registering external write command	change RTT strength from RTT Nom to RTT WR	ODTL cnw = WI – 2	t_{CK}
ODT Latency for change from RTT WR to RTT Nom $(BL = 4)$	ODTL _{cwn4}	registering external write command	change RTT strength from RTT WR to RTT Nom	$ODTI$ cwn4 = $4 + \text{ODT}$ Loff	t_{CK}
ODT Latency for change from RTT WR to RTT Nom $(BL = 8)$	ODTL _{cwn} 8	registering external write command	change RTT strength from RTT WR to RTT Nom	$ODTLcwn8 =$ $6 + \text{ODT}$ Loff	$tCK(\text{avg})$

Table 16 — Latencies and timing parameters relevant for Dynamic ODT
5.3 Dynamic ODT (Cont'd)

5.3.1 Functional Description (Cont'd)

NOTE: tAOF,nom and tADC,nom are 0.5 tCK (effectively adding half a clock cycle to ODTLoff, ODTcnw and ODTLcwn)

5.3.2 ODT Timing Diagrams

The following pages provide exemplary timing diagrams as described in [Table 17](#page-108-0):

Table 17 — Timing Diagrams for "Dynamic ODT"

NOTE: Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In this example, ODTH4 would be satisfied if ODT went low at T8 (4 clocks after the Write command).

Figure 82 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles
XX

5.3 Dynamic ODT (Cont'd)

JEDEC Standard No. 79-3E
Page 98 JEDEC Standard No. 79-3E

Figure 83 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL ⁼ 0, CWL ⁼ 5. ed together
or OTF), A

Figure 84 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles
 XX

5.3.2 ODT Timing Diagrams (Cont'd)

5.3 Dynamic ODT (Cont'd)
5.3.2 ODT Timing Diagrams (Cont'd)

5.3 Dynamic ODT (Cont'd)

5 On-Die Termination (ODT) (Cont'd)

5.4 Asynchronous ODT Mode
Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by
MR0 bit A12). Based on the power down mode definitions,

 t_{AONPD} min and t_{AONPD} max are measured from ODT being sampled high.

Minimum RTT turn-off time (t_{AOPP}) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time (t_{AOFPD} max) is the point in time when the on-die termination has reached high impedance. t_{AOFPD} min and t_{AOFPD} max are measured from ODT being sampled low.

TRANSITIONING **DON'T CARE**

In Precharge Power Down, ODT receiver remains active, however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

5 On-Die Termination (ODT) (Cont'd)

5.4 Asynchronous ODT Mode (Cont'd)

5.4.1 Synchronous to Asynchronous ODT Mode Transitions

Table 19 — ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period

5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

The transition period is defined by the parameters tANPD and tCPDED(min). tANPD is equal to (WL -1) and is counted backwards in time from the clock cycle where CKE is first registered low. tCPDED(min) starts with the clock cycle where CKE is first registered low. The transition period begins with the starting point of tANPD and terminates at the end point of tCPDED(min), as shown in [Figure 86.](#page-115-0) If there is a Refresh command in progress while CKE goes low, then the transition period ends at the later one of tRFC(min) after the Refresh command and the end point of tCPDED(min), as shown in [Figure 87.](#page-116-0) Please note that the actual starting point at tANPD is excluded from the transition period, and the actual end points at tCPDED(min) and tRFC(min), respectively, are included in the transition period. or **iCPDED**
low, then the
end point of
xcluded from

ODT assertion during the transition period may result in an RTT change as early as the smaller of t_{AOPPD} . min and (ODTLon^{*}t_{CK} + t_{AON}min) and as late as the larger of t_{AONPD}max and (ODTLon*t_{CK} + t_{AON}max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of t_{A OFPDmin and (ODTLoff^{*} t_{CK} + t_{A} OFmin) and as late as the larger of t_{A OFPDmax and (ODTLoff^{*}t_{CK} + t_{AOF}max). See [Figure 19](#page-114-0) and [Figure 86](#page-115-0). Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. [Figure](#page-115-0) 86 shows the three different cases: ODT_A, synchronous behavior before tANPD; ODT_B has a state change during the transition period; ODT_C shows a state change after the transition period.

5.4 Asynchronous ODT Mode (Cont'd)

5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry (Cont'd)

Figure 86 — Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry $(AL = 0; CWL = 5; tANDD = WL - 1 = 4)$

Figure 87 — Synchronous to asynchronous transition after Refresh command (AL ⁼ 0; CWL ⁼ 5; tANPD = WL - 1 = 4)

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Bage 103

5.4 Asynchronous ODT Mode (Cont'd) 5 On-Die Termination (ODT) (Cont'd)

5.4.3 **Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit
If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around**

before $t_{\rm ANDD}$; ODT_B has a state change of ODT during the transition period; ODT_A shows a state change of ODT after the transition period with synchronous response.

Figure 88 — Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen) exit (CL ⁼ 6; AL ⁼ CL - 1; $CWL = 5$; $tANDD = WL - 1 = 9$

5.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap (see [Figure](#page-118-0) 89). In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD entry transition period to the end of the PD exit transition period (even if the entry period ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD exit transition period to the end of the PD entry transition period. Note that in the bottom part of [Figure](#page-118-0) 89 it is assumed that there was no Refresh command in progress when Idle state was entered.

Figure 89 — Transition period for short CKE cycles, entry and exit period overlapping $(AL = 0, WL = 5, tANDD = WL - 1 = 4)$

JEDEC Standard No. 79-3E Page 106

This page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

4 DDR3 SDRAM Command Description and Operation (Cont'd)

5.5 ZQ Calibration Commands

5.5.1 ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron & ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and, once calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM IO, which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET are allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the a commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

ZQCorrection
(*TSens* × *Tdriftrate*) + (*VSens* × *Vdriftrate*)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdriftrate = $1 °C$ / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$
\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 ms
$$

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller. [See "\[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care,](#page-46-0) [V=Valid\]" on page 33](#page-46-0) for a description of the ZQCL and ZQCS commands.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon Self-Refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.

4.18 DDR3 SDRAM Command Description and Operation) (Cont'd) 4.18.1 ZQ Calibration Description (Cont'd)

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between the devices.

5.5.2 ZQ Calibration Timing

Figure 90 — ZQ Calibration Timing
Value, Tolerance, and Capacitive loading

5.5.3 ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ Calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited ([See Table 59 — "800/1066/1333/1600](#page-167-0) [Input / Output Capacitance" on page 154](#page-167-0)).

6 Absolute Maximum Ratings

6.1 Absolute Maximum DC Ratings

Table 20 — Absolute Maximum DC Ratings

NOTE 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

6.2 DRAM Component Operating Temperature Range <u>an 500 mV; V</u>
Femperatu

Table 21 — Temperature Range

NOTE 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 3. VDD and VDDQ must be within 300 mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

JEDEC Standard No. 79-3E Page 110

Ths page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

7 AC & DC Operating Conditions

7.1 Recommended DC Operating Conditions

Table 22 — Recommended DC Operating Conditions

 $\boldsymbol{\psi}$

JEDEC Standard No. 79-3E Page 112

Ths page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

8 AC and DC Input Measurement Levels

8.1 AC and DC Logic Input Levels for Single-Ended Signals

8.1.1 AC and DC Input Levels for Single-Ended Command and Address Signals

Table 23 — Single-Ended AC and DC Input Levels for Command and Address

NOTE 1. For input only pins except RESET#. Vref = VrefCA(DC).

NOTE 2. [See 9.6 "Overshoot and Undershoot Specifications" on page 126.](#page-139-0)

- ADD, CMD inputs

NOTE 1. For input only pins except RESET#. Vref = VrefCA(DC).

NOTE 2. See 9.6 "Overshoot and Undershoot Specifications" on page 126.

NOTE 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate f reference: approx. +/- 15 mV).
- NOTE 4. For reference: approx. VDD/2 +/- 15 mV.
- NOTE 5. VIH(dc) is used as a simplified symbol for VIH.CA(DC100)
- NOTE 6. VIL(dc) is used as a simplified symbol for VIL.CA(DC100)
- NOTE 7. VIH(ac) is used as a simplified symbol for VIH.CA(AC175), VIH.CA(AC150), VIH.CA(AC135), and VIH.CA(AC125); VIH.CA(AC175) value is used when Vref + 0.175V is referenced, VIH.CA(AC150) value is used when Vref + 0.150V is referenced, VIH.CA(AC135) value is used when Vref + 0.135V is referenced, and VIH.CA(AC125) value is used when Vref + 0.125V is referenced.
- NOTE 8. VIL(ac) is used as a simplified symbol for VIL.CA(AC175), VIL.CA(AC150), VIL.CA(AC135) and VIL.CA(AC125); VIL.CA(AC175) value is used when Vref - 0.175V is referenced, VIL.CA(AC150) value is used when Vref - 0.150V is referenced, VIL.CA(AC135) value is used when Vref - 0.135V is referenced, and VIL.CA(AC125) value is used when Vref - 0.125V is referenced.

8 AC and DC Input Measurement Levels (Cont'd) 8.1 AC and DC Logic Input Levels for Single-Ended Signals (Cont'd)

8.1.2 AC and DC Input Levels for Single-Ended Data Signals

DDR3 SDRAM will support two Vih/Vil AC levels for DDR3-800 and DDR3-1066 as specified in [Table 24.](#page-127-0) DDR3 SDRAM will also support corresponding tDS values ([Table 68 on page 169](#page-182-0) and [Table 76](#page-205-0) [on page 192\)](#page-205-0) as well as derating tables [Table 71 on page 185](#page-198-0) depending on Vih/Vil AC levels.

Table 24 — Single-Ended AC and DC Input Levels for DQ and DM

NOTE 1. Vref = Vref $DQ(DC)$.

NOTE 2. [See 9.6 "Overshoot and Undershoot Specifications" on page 126.](#page-139-0)

NOTE 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from $V_{RefDO(DC)}$ by more than +/-1% VDD (for reference: approx. $+/- 15$ mV). **xxx**

NOTE 4. For reference: approx. VDD/2 +/- 15 mV.

- NOTE 5. VIH(dc) is used as a simplified symbol for VIH.DQ(DC100)
- NOTE 6. VIL(dc) is used as a simplified symbol for VIL.DQ(DC100)

NOTE 7. VIH(ac) is used as a simplified symbol for VIH.DQ(AC175), VIH.DQ(AC150), and VIH.DQ(AC135); VIH.DQ(AC175) value is used when Vref $+$ 0.175V is referenced, VIH.DQ(AC150) value is used when Vref $+$ 0.150V is referenced, and VIH.DQ(AC135) value is used when Vref + 0.135V is referenced.

NOTE 8. VIL(ac) is used as a simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150), and VIL.DQ(AC135); VIL.DQ(AC175) value is used when Vref - 0.175V is referenced, VIL.DQ(AC150) value is used when Vref - 0.150V is referenced, and VIL.DQ(AC135) value is used when Vref - 0.135V is referenced.

8.2 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDO} are illustrated in [Figure 91](#page-128-0). It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDO} likewise).

 $V_{Ref}(DC)$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g., 1 sec). This average has to meet the min/max requirements in [Table 23](#page-126-0). Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{Ref(DC)}$ by no more than +/- 1% VDD.

Figure 91 — Illustration of V_{Ref(DC)} tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{Ref} .

" V_{Ref} " shall be understood as $V_{Ref(DC)}$, as defined in [Figure 91](#page-128-0).

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{Ref(DC)}$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in DRAM timings and their associated deratings.

8.3 AC and DC Logic Input Levels for Differential Signals

8.3.1 Differential signal definition

Figure 92 — Definition of differential ac-swing and "time above ac-level" t_{DYAC}

8.3.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#) Table 25 — Differential AC and DC Input Levels

NOTE 1. Used to define a differential signal slew-rate.

NOTE 2. For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3. These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to ["Overshoot and Undershoot Specifications" on page 126](#page-139-0)

8.3 AC and DC Logic Input Levels for Differential Signals (Cont'd)

8.3.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS# (Cont'd)

Table 26 — Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#

8.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK#, DQS#, DQSL#, or DQSU#) has also to comply with certain requirements for single-ended signals.

CK and CK# have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels $(VIH(ac) / VIL(ac)$ for ADD/CMD signals) in every half-cycle. ements for si
Hmin / VSEI
every half-c

DQS, DQSL, DQSU, DQS#, DQSL# have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH(ac) / VIL(ac)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH.CA(AC150)/VIL.CA(AC150) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and CK#

8.3.3 Single-ended requirements for differential signals (Cont'd)

Figure 93 — Single-ended requirement for differential signals.

Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals. with respect
with respect
x-levels is usent to reach
characterist

	Parameter	DDR3-800, 1066, 1333, & 1600			Notes	
Symbol		Min	Max	Unit		
VSEH	Single-ended high level for strobes	$(VDD / 2) + 0.175$	note 3		1, 2	
	Single-ended high level for CK, CK#	$(VDD / 2) + 0.175$	note 3		1, 2	
VSEL	Single-ended low level for strobes	note 3	$(VDD / 2) - 0.175$		1, 2	
	Single-ended low level for CK, CK#	note 3	$(VDD / 2) - 0.175$		1, 2	
NOTE 1. For CK, CK# use VIH/VIL(ac) of ADD/CMD; for strobes (DQS, DQS#, DQSL, DQSL#, DQSU, DQSU#) use						
$VIH/VIL(ac)$ of DQs.						

NOTE 2. VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VIH(ac)/VIL(ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

8.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK# and DQS, DQS#) must meet the require-

NOTE 3. These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to ["Overshoot and Undershoot Specifications" on](#page-139-0) [page 126](#page-139-0)

8 AC and DC Input Measurement Levels (Cont'd) 8.4 Differential Input Cross Point Voltage

ments in [Table 28.](#page-132-0) The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.

Figure 94 — Vix Definition

Table 28 — Cross point voltage for differential input signals (CK, DQS)

Table 28 – Cross point voltage for differential input signals (CK, DQS)						
Symbol	Parameter	DDR3-800/1066/1333/1600/1866/2133		Unit	Notes	
		Min	Max			
$V_{IX}(CK)$	Differential Input Cross Point Voltage relative to	-150	150	mV	\mathcal{L}	
	VDD/2 for CK, CK#	-175	175	mV		
$V_{IX}(DQS)$	Differential Input Cross Point Voltage relative to VDD/2 for DQS, DQS#	-150	150	mV	∍	

NOTE 1. Extended range for V_{ix} is only allowed for clock and if single-ended clock input signals CK and CK# are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK - CK# is larger than 3 V/ns.

Refer to [Table 27 on page 118](#page-131-0) for VSEL and VSEH standard values.

NOTE 2. The relation between Vix Min/Max and VSEL/VSEH should satisfy following.

 $(VDD/2)$ + Vix (Min) - VSEL \geq 25mV

VSEH - $((\text{VDD}/2) + \text{Vix} (\text{Max})) \geq 25 \text{mV}$

8.5 Slew Rate Definitions for Single-Ended Input Signals

[See 13.5 "Address / Command Setup, Hold and Derating" on page 184](#page-197-0) for single-ended slew rate definitions for address and command signals.

[See 13.6 "Data Setup, Hold and Slew Rate Derating" on page 192](#page-205-1) for single-ended slew rate definitions for data signals.

8.6 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in [Table 29](#page-133-0) and [Figure 95.](#page-133-1)

Description	Measured		Defined by	
	from	to		
Differential input slew rate for rising edge ($CK - CK\#$) and $DOS - DOS#$).	$V_{II\text{-}diffmax}$	V IHdiffmin	$[V_{II\text{Hdiffmin}}]$. $V_{II\text{diffmax}}$ / DeltaTRdiff	
Differential input slew rate for falling edge (CK - CK# and $DOS - DOS#$).	\rm{V}_{II} diffmin	$V_{\text{ILdiffmax}}$	$[VIHdiffmin - VILdiffmax] / DeltaTFdiff$	
NOTE: The differential signal (i.e., CK - CK# and DQS - DQS#) must be linear between these thresholds.				

Table 29 — Differential Input Slew Rate Definition

Figure 95 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

Ths page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

9 AC and DC Output Measurement Levels

9.1 Single Ended AC and DC Output Levels

[Table 30](#page-135-0) shows the output levels used for measurements of single ended signals.

Table 30 — Single-ended AC and DC Output Levels

9.2 Differential AC and DC Output Levels

[Table 31](#page-135-1) shows the output levels used for measurements of differential signals.

Table 31 — Differential AC and DC Output Levels xxx

9.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals as shown in [Table 32](#page-136-0) and [Figure 96](#page-136-1).

Description	Measured		Defined by		
	from	to			
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[VOH(AC) - VOL(AC)] / DeltaTRse$		
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[VOH(AC) - VOL(AC)] / DeltaTFse$		
Output slew rate is verified by design and characterization, and may not be subject to production test. NOTE:					

Table 32 — Single-ended Output Slew Rate Definition

Figure 96 — Single-ended Output Slew Rate Definition

9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in [Table 34](#page-137-0) and [Figure 97](#page-137-1).

Figure 97 — Differential Output Slew Rate Definition

9.5 Reference Load for AC Timing and Output Slew Rate

[Figure 98](#page-138-0) represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

Figure 98 — Reference Load for AC Timing and Output Slew Rate

 $\boldsymbol{\psi}^{\text{+}}$

9.6 Overshoot and Undershoot Specifications

9.6.1 Address and Control Overshoot and Undershoot Specifications

Table 36 — AC Overshoot/Undershoot Specification for Address and Control Pins

Figure 99 — Address and Control Overshoot and Undershoot Definition

9 AC and DC Output Measurement Levels (Cont'd) 9.6 Overshoot and Undershoot Specifications (Cont'd)

9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Table 37 — AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

Figure 100 — Clock, Data, Strobe and Mask Overshoot and Undershoot Definition

9.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown in [Figure 101](#page-141-0). Output driver impedance *RON* is defined by the value of the external reference resistor RZQ as follows:

*RON*₃₄ = R_{ZQ} / 7 (nominal 34.3 Ω ±10% with nominal R_{ZQ} = 240 Ω)

The individual pull-up and pull-down resistors $(RON_{Pu}$ and RON_{Pd}) are defined as follows:

$$
RON_{\mathsf{P}u} = \frac{V_{DDQ} - V_{Out}}{|V_{Out}|}
$$
 under the condition that RON_{Pd} is turned off (1)

Figure 101 — Output Driver: Definition of Voltages and Currents

9.7 34 ohm Output Driver DC Electrical Characteristics (Cont'd)

Table 38 — Output Driver DC Electrical Characteristics, assuming $R_{ZO} = 240 \Omega$ **; entire operating temperature range; after proper ZQ calibration**

- NOTE 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. NOTE 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the cordin of the tolerance limits if temperature or voltage changes after calibration, see following s voltage and tem
-
- NOTE 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at $0.5 \times V_{\text{DDO}}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{\text{DDO}}$ and $0.8 \times V_{\text{DDO}}$.
- NOTE 4. Measurement definition for mismatch between pull-up and pull-down, MM_{PnPd} . Measure RON_{Pu} and RON_{Pd} , both at 0.5 $*$ V_{DDO} .

$$
MM_{PuPd} = \frac{RON_{Pu} - RON_{Pd}}{RON_{Nom}}x100
$$

9.7.1 Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to [Table 39](#page-143-1) and [Table 40.](#page-143-0)

 $\Delta T = T - T(Qcalibration); \Delta V = VDDQ - VDDQ(Qcalibration); VDD = VDDQ$

NOTE: $dR_{ON}dT$ and $dR_{ON}dV$ are not subject to production test but are verified by design and characterization.

9.7 34 ohm Output Driver DC Electrical Characteristics (Cont'd) 9.7.1 Output Driver Temperature and Voltage sensitivity (Cont'd)

Table 39 — Output Driver Sensitivity Definition

Table 40 — Output Driver Voltage and Temperature Sensitivity

These parameters may not be subject to production test. They are verified by design and characterization.
9 AC and DC Output Measurement Levels (Cont'd)

9.8 On-Die Termination (ODT) Levels and I-V Characteristics

9.8.1 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS# and TDQS/TDQS# (x8 devices only) pins.

A functional representation of the on-die termination is shown in [Figure 102.](#page-144-0) The individual pull-up and pull-down resistors (RTT_{Pu} and RTT_{Pd}) are defined as follows:

$$
RTT_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|}
$$
 under the condition that RTT_{Pd} is turned off (3)

$$
RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|}
$$
 under the condition that RTT_{Pu} is turned off (4)

Figure 102 — On-Die Termination: Definition of Voltages and Currents

9 AC and DC Output Measurement Levels (Cont'd) 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd)

9.8.2 ODT DC Electrical Characteristics

[Table 41](#page-145-0) provides an overview of the ODT DC electrical characteristics. The values for $RTT_{60Pd120}$,

*RTT*60Pu120, *RTT*120Pd240, *RTT*120Pu240, *RTT*40Pd80, *RTT*40Pu80, *RTT*30Pd60, *RTT*30Pu60 , *RTT*20Pd40, *RTT*20Pu40 are not specification requirements, but can be used as design guide lines:

9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd) 9.8.2 ODT DC Electrical Characteristics (Cont'd)

Table 41 — ODT DC Electrical Characteristics, assuming R_{ZO} **= 240** Ω **+/- 1% entire operating temperature range; after proper ZQ calibration (Cont'd)**

- NOTE 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- NOTE 2. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$.
- NOTE 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at $0.5 \times V_{DDO}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{\text{DDO}}$ and $0.8 \times V_{\text{DDO}}$.
- NOTE 4. Not a specification requirement, but a design guide line.

9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd) 9.8.2 ODT DC Electrical Characteristics (Cont'd)

NOTE 5. Measurement definition for *RTT*:

Apply $V_{\text{IH(ac)}}$ to pin under test and measure current $I(V_{\text{IH(ac)}})$, then apply $V_{\text{IL(ac)}}$ to pin under test and measure current $I(V_{\text{IL(ac)}})$ respectively.

$$
RTT = \frac{VIH(ac) - VIL(ac)}{I(VIH(ac)) - I(VIL(ac))}
$$

NOTE 6. Measurement definition for V_M and DV_M : Measure voltage (V_M) at test pin (midpoint) with no load:

$$
\Delta V_{\text{M}} = \left(\frac{2 \times V_M}{V_{DDQ}} - 1\right) \times 100
$$

9 AC and DC Output Measurement Levels (Cont'd) 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd)

9.8.3 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to [Table 42](#page-148-0) and [Table 43.](#page-148-1)

 $DT = T - T(Qcalibration); DV = VDDQ - VDDQ(Qcalibration); VDD = VDDQ$

Table 42 — ODT Sensitivity Definition

Table 43 — ODT Voltage and Temperature Sensitivity

These parameters may not be subject to production test. They are verified by design and characterization

9.9 ODT Timing Definitions

9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in [Figure 103.](#page-148-2) erence load f

Figure 103 — ODT Timing Reference Load

9 AC and DC Output Measurement Levels (Cont'd) 9.9 ODT Timing Definitions (Cont'd)

9.9.2 ODT Timing Definitions

Definitions for t_{AON} , t_{AOPPD} , t_{AOFPD} and t_{ADC} are provided in [Table 44](#page-149-0) and subsequent figures. Measurement reference settings are provided in [Table 45](#page-149-1).

Table 44 — ODT Timing Definitions

Table 45 — Reference Settings for ODT Timing Measurements

9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)

9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)

Figure 106 — Definition of t_{AOF}

Figure 107 — Definition of t_{AOFPD}

9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)

Figure 108 — Definition of t_{ADC}

10 IDD and IDDQ Specification Parameters and Test Conditions

10.1 IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. [Figure 109](#page-154-0) shows the setup and test load for IDD and IDDQ measurements.

- **IDD currents** (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- **IDDQ currents** (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in [Figure 110.](#page-154-1) In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as $VIN \leq VILAC(max)$.
- "1" and "HIGH" is defined as $VIN \geq VIHAC(min)$.
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2. C(max).
C(min).
F = **VDD** / 2
ent-Loop Pat
- Timings used for IDD and IDDQ Measurement-Loop Patterns are provided in [Table 46 on page 142.](#page-155-0)
- Basic IDD and IDDQ Measurement Conditions are described in [Table 48 on page 143](#page-156-0).
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in [Table 49 on page 145](#page-158-0) through [Table 56 on page 150](#page-163-0).
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

 $RON = RZQ/7$ (34 Ohm in MR1); $Qoff = 0_B$ (Output Buffer enabled in MR1); RTT_Nom = $RZQ/6$ (40 Ohm in MR1); RTT $Wr = RZQ/2$ (120 Ohm in MR2); TDQS Feature disabled in MR1

- **Attention:** The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define $D = \{CS\#$, RAS#, CAS#, WE# $\} := \{HIGH, LOW, LOW, LOW\}$
- Define $D# = \{CS\%, RAS\%, CAS\%, WE\# \} := \{HIGH, HIGH, HIGH, HIGH\}$

10 IDD and IDDQ Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Figure 109 — Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements

Figure 110 — Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

10 IDD and IDDQ Specification Parameters and Test Conditions (Cont'd)

10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 46 — Timings used for IDD and IDDQ Measurement-Loop Patterns for 800/1066/1333/1600

Table 47 — Timings used for IDD and IDDQ Measurement-Loop Patterns for 1866/2133 xxx

10 IDD and IDDQ Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 48 — Basic IDD and IDDQ Measurement Conditions

10 IDD and IDDQ Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 48 — Basic IDD and IDDQ Measurement Conditions

10 IDD Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 48 — Basic IDD and IDDQ Measurement Conditions

NOTE 7. Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B

				Table 49 — IDD0 Measurement-Loop Pattern ¹												
CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	DII	BA[2:0]	A[15:11]	Δ [10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		θ	θ	ACT	Ω	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{1}$	θ	$\mathbf{0}$	00	θ	$\mathbf{0}$	$\mathbf{0}$	θ	
			1, 2	D, D	1	$\mathbf{0}$	θ	$\mathbf{0}$	θ	$\bf{0}$	00	θ	$\mathbf{0}$	$\mathbf{0}$	θ	
			3, 4	D#, D#	1	1	1	1	$\mathbf{0}$	$\bf{0}$	00	θ	θ	0	θ	
repeat pattern 14 until nRAS - 1, truncate if necessary																
nRAS PRE θ θ Ω Ω 0 ₀ θ θ Ω θ $\mathbf{0}$ repeat pattern 14 until nRC - 1, truncate if necessary																
			$1*nRC + 0$	ACT	$\mathbf{0}$	$\mathbf{0}$	1	$\mathbf{1}$	$\mathbf{0}$	$\bf{0}$	00	$\mathbf{0}$	$\mathbf{0}$	\mathbf{F}	$\mathbf{0}$	$\overline{}$
			$1*nRC + 1, 2$	D, D	1	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\bf{0}$	00	$\mathbf{0}$	$\mathbf{0}$	\mathbf{F}	$\mathbf{0}$	
	Static High		$1*nRC + 3, 4$	D#, D#	1	1	1	1	$\mathbf{0}$	$\bf{0}$	00	θ	θ	F	$\mathbf{0}$	
toggling					repeat pattern nRC + 1,,4 until 1*nRC + nRAS - 1, truncate if necessary											
			$1*nRC + nRAS$	PRE	$\overline{0}$	θ	$\mathbf{1}$	θ	θ	$\mathbf{0}$	00	θ	θ	\mathbf{F}	$\mathbf{0}$	
					repeat nRC + 1,,4 until $2*nRC - 1$, truncate if necessary											
		1	$2*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 1$ instead							
		\overline{c}	$4*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 2$ instead							
		3	$6*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 3$ instead							
		4	$8*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 4$ instead							
		5	$10*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 5$ instead							
		6	$12*nRC$						repeat Sub-Loop 0, use $BA[2:0] = 6$ instead							
	repeat Sub-Loop 0, use $BA[2:0] = 7$ instead 14*nRC 7															
NOTE:																
	1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL. 2.DQ signals are MID-LEVEL.															

10 IDD Specification Parameters and Test Conditions (Cont'd)

10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 50 — IDD1 Measurement-Loop Pattern1

10 IDD Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 51 — IDD2N and IDD3N Measurement-Loop Pattern¹

NOTE:

CK# ž.	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	DII	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²		
		θ	$\overline{0}$	D	1	θ	$\mathbf{0}$	θ	$\mathbf{0}$	$\bf{0}$	θ	Ω	θ	$\mathbf{0}$	θ			
			1	D	1	θ	$\mathbf{0}$	$\overline{0}$	$\mathbf{0}$	$\bf{0}$	θ	$\overline{0}$	$\overline{0}$	$\mathbf{0}$	$\overline{0}$			
			$\overline{\mathbf{c}}$	D#	$\mathbf{1}$	1	1	1	$\mathbf{0}$	$\bf{0}$	Ω	$\overline{0}$	$\overline{0}$	\mathbf{F}	$\mathbf{0}$	$\overline{}$		
			3	D#	1	1			$\mathbf{0}$	$\mathbf{0}$	θ	$\overline{0}$	θ	F	$\overline{0}$	$\overline{}$		
	Static High		$4 - 7$		repeat Sub-Loop 0, but $ODT = 0$ and $BA[2:0] = 1$													
toggling		\overline{c} $8 - 11$ repeat Sub-Loop 0, but $ODT = 1$ and $BA[2:0] = 2$																
		3	$12 - 15$		repeat Sub-Loop 0, but $ODT = 1$ and $BA[2:0] = 3$													
		$\overline{4}$	$16-19$	repeat Sub-Loop 0, but $ODT = 0$ and $BA[2:0] = 4$														
		5	$20 - 23$	repeat Sub-Loop 0, but $ODT = 0$ and $BA[2:0] = 5$														
6 repeat Sub-Loop 0, but $ODT = 1$ and $BA[2:0] = 6$ 24-27																		
7 $28 - 31$ repeat Sub-Loop 0, but $ODT = 1$ and $BA[2:0] = 7$																		
	NOTE: 1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL. 2.DQ signals are MID-LEVEL.																	

Table 52 — IDD2NT and IDDQ2NT Measurement-Loop Pattern1 xxx
xxx
xx

10 IDD Specification Parameters and Test Conditions (Cont'd)

10.1 IDD and IDDQ Measurement Conditions (Cont'd)

CK, CK#	CKE	Sub-Loop	Number Cycle	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	$\mathbf{A}[10]$	A[9:7]	A[6:3]	A[2:0]	Data ²
		$\overline{0}$	0	RD	$\overline{0}$		$\overline{0}$		$\overline{0}$	$\mathbf{0}$	$00\,$	$\overline{0}$	$\mathbf{0}$	$\mathbf{0}$	θ	00000000
				D	1	$\overline{0}$	$\overline{0}$	$\overline{0}$	$\overline{0}$	$\overline{0}$	$00\,$	$\overline{0}$	$\overline{0}$	$\mathbf{0}$	$\overline{0}$	
	θ 2, 3 $D#$, $D#$ θ $\mathbf{0}$ 00 θ 1 θ θ															
	\mathbf{F} θ θ $\overline{0}$ $\mathbf{0}$ 00 RD θ θ θ 00110011 4															
			5	D	1	$\overline{0}$	$\overline{0}$	$\overline{0}$	θ	θ	00	θ	θ	\mathbf{F}	θ	
			6, 7	$D#$, $D#$					$\overline{0}$	θ	$00\,$	$\overline{0}$	$\mathbf{0}$	F	$\boldsymbol{0}$	
toggling	Static High	1	$8 - 15$	repeat Sub-Loop 0, but $BA[2:0] = 1$												
		\overline{c}	$16 - 23$	repeat Sub-Loop 0, but $BA[2:0] = 2$												
		3	24-31	repeat Sub-Loop 0, but $BA[2:0] = 3$												
		$\overline{4}$	$32 - 39$	repeat Sub-Loop 0, but $BA[2:0] = 4$												
		5	40-47	repeat Sub-Loop 0, but $BA[2:0] = 5$												
		6	48-55	repeat Sub-Loop 0, but $BA[2:0] = 6$												
		7	56-63	repeat Sub-Loop 0, but $BA[2:0] = 7$												
	NOTE:															
1.DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL.																
	2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.															

Table 53 — IDD4R and IDDQ4R Measurement-Loop Pattern1

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	TCO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		Ω	θ	WR.	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf{0}$		$\mathbf{0}$	$00\,$	$\mathbf{0}$	$\mathbf{0}$	θ	$\overline{0}$	00000000
				D		$\overline{0}$	θ	$\mathbf{0}$		$\mathbf{0}$	00	$\overline{0}$	$\mathbf{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	
			2, 3	$D#$, $D#$						$\mathbf{0}$	00	$\overline{0}$	θ	θ	$\boldsymbol{0}$	
			4	WR	θ		θ	$\mathbf{0}$		$\mathbf{0}$	00	$\overline{0}$	$\mathbf{0}$	$\rm F$	$\boldsymbol{0}$	00110011
			5	D		$\overline{0}$	θ	$\mathbf{0}$		$\mathbf{0}$	00	$\mathbf{0}$	$\mathbf{0}$	$\rm F$	$\mathbf{0}$	
			6, 7	$D#$, $D#$						θ	00	$\mathbf{0}$	$\mathbf{0}$	$\mathbf F$	$\mathbf{0}$	
toggling	Static High	1	$8 - 15$	repeat Sub-Loop 0, but $BA[2:0] = 1$												
		$\boldsymbol{2}$	$16-23$	repeat Sub-Loop 0, but $BA[2:0] = 2$												
		3	24-31	repeat Sub-Loop 0, but $BA[2:0] = 3$												
		4	$32 - 39$	repeat Sub-Loop 0, but $BA[2:0] = 4$												
		5	40-47	repeat Sub-Loop 0, but $BA[2:0] = 5$												
		6	$48 - 55$	repeat Sub-Loop 0, but $BA[2:0] = 6$												
	7 repeat Sub-Loop 0, but $BA[2:0] = 7$ 56-63															
	NOTE:															
1.DM must be driven LOW all the time. DQS, DQS# are used according to WR Commands, otherwise MID-LEVEL.																
	2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.															

Table 54 — IDD4W Measurement-Loop Pattern¹

10 IDD Specification Parameters and Test Conditions (Cont'd) 10.1 IDD and IDDQ Measurement Conditions (Cont'd)

CK, CK#	KE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	TIIO	BA[2:0]	A[15:11]	A[10]	A[9:7]	Δ [6:3]	A[2:0]	Data ²		
		θ	θ	REF	θ	θ	θ	1	θ	$\bf{0}$	θ	$\overline{0}$	θ	$\bf{0}$	θ			
		1	1, 2	D, D	1	θ	θ	θ	Ω	θ	$00\,$	θ	θ	θ	Ω			
			3, 4	$D#$, $D#$				1	θ	θ	$00\,$	θ	θ	\mathbf{F}	Ω			
58									repeat cycles 14, but $BA[2:0] = 1$									
	High		912		repeat cycles 14, but $BA[2:0] = 2$													
toggling			1316		repeat cycles 14, but $BA[2:0] = 3$													
	Static		1720		repeat cycles 14, but $BA[2:0] = 4$													
			2124						repeat cycles 14, but $BA[2:0] = 5$									
			2528						repeat cycles 14, but $BA[2:0] = 6$									
			2932						repeat cycles 14, but $BA[2:0] = 7$									
	\mathfrak{D} 33 nRFC - 1 repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.																	
	NOTE:																	
	1.DM must be driven Low all the time. DQS, DQS# are MID-LEVEL. 2.DQ signals are MID-LEVEL.																	

Table 55 — IDD5B Measurement-Loop Pattern1

 $\boldsymbol{\phi}$

10 IDD Specification Parameters and Test Conditions (Cont'd)

10.1 IDD and IDDQ Measurement Conditions (Cont'd)

Table 56 — IDD7 Measurement-Loop Pattern1

ATTENTION: Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

10 IDD Specification Parameters and Test Conditions (Cont'd)

10.2 IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

Table 57 — I_{DD} Specification Example 512M DDR3

Speed Grade Bin	DDR3 - 800 $5 - 5 - 5$	DDR3 - 1066 $7 - 7 - 7$	DDR3 - 1333 $8 - 8 - 8$	DDR3 - 1600 $9 - 9 - 9$		
Symbol	Max.	Max.	Max.	Max.	Unit	Notes
I_{DD0}					mA	x4/x8
					mA	x16
I_{DD1}					mA	x4/x8
					mA	x16
$I_{\rm D D2P}$ (0) slow exit					mA	x4/x8/x16
I_DD2P (1) fast exit					mA	x4/x8/x16
$I_{\rm D$ D2N					mA	x4/x8/x16
I_{DD2NT}					mA	x4/x8
					mA	x16
I_{DDQ2NT} (Optional)					mA	x4/x8
					mA	x16
$I_{\rm DD2Q}$					mA	x4/x8/x16
I_{DD3P} (fast exit)					mA	x4/x8/x16
I_{DD3N}					mA	x4/x8/x16
I_{DD4R}		COL			mA	x4
					mA	x8
					mA	x16
$I_{\text{DDQAR (Optional)}}$					mA	x4
					mA	$\rm x8$
					mA	x16
I_{DD4W}					mA	x4
					mA	x8
					mA	x16
$I_{\rm DDSB}$					mA	x4/x8/x16
I_{DD6}					mA	Refer to
I_DD6ET^{-1}					mA	Table 58 on
I_{DD6TC1}					mA	page 152
I_{DD7}					mA	x4/x8
					mA	x16
NOTE 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM		devices support the following options or requirements referred to in this material.				

10 IDD Specification Parameters and Test Conditions (Cont'd) 10.2 IDD Specifications (Cont'd)

Table 58 — I_{DD6} **Specification**

NOTE 3. Applicable for MR2 settings A6=0 and A7=0.

NOTE 4. Supplier data sheets include a max value for I_{DD6} .

NOTE 5. Applicable for MR2 settings A6=0 and A7=1. I_{DD6ET} is only specified for devices which support the Extended Temperature Range feature.

NOTE 6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for I_{DD6ET} and I_{DD6TC}

NOTE 7. Applicable for MR2 settings $A6=1$ and $A7=0$. I_{DD6TC} is only specified for devices which support the Auto Self Refresh feature.

NOTE 8. The number of discrete temperature ranges supported and the associated Ta - Tz values are supplier/design specific. Temperature ranges are specified for all supported values of T_{OPER}. Refer to supplier data sheet for more
information. information.

This page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

11 Input/Output Capacitance

11.1 Input/Output Capacitance

Table 59 — 800/1066/1333/1600 Input / Output Capacitance

NOTE 1. Although the DM, TDQS and TDQS# pins have different functions, the loading matches DQ and DQS

NOTE 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VEC-TOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, RESET# and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and ondie termination off.

NOTE 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here

NOTE 4. Absolute value of C_{CK} - C_{CK} #

NOTE 5. Absolute value of $C_{10}(DQS)$ - $C_{10}(DQS#)$

NOTE 6. C_I applies to ODT, CS#, CKE, A0-A15, BA0-BA2, RAS#, CAS#, WE#.

NOTE 7. C_{DI} $CTRI$ applies to ODT, CS# and CKE

NOTE 8. C_{DI_CTRL} =C_I(CTRL)-0.5*(C_I(CLK)+C_I(CLK#))

NOTE 9. C_{DI} ADD CMD applies to A0-A15, BA0-BA2, RAS#, CAS# and WE#

NOTE 10. $C_{DI-ADD-CMD}$ =C_I(ADD_CMD) - 0.5*(C_I(CLK)+C_I(CLK#))

NOTE 11. $C_{DIO} = C_{IO} (DQ, DM) - 0.5*(C_{IO} (DQS) + C_{IO} (DQS#))$

NOTE 12. Maximum external load capacitance on ZQ pin: 5 pF.

11 Input/Output Capacitance (Cont'd) 11.1 Input/Output Capacitance (Cont'd)

Table 60 — 1866/2133 Input / Output Capacitance

NOTE 10. $C_{DI_ADD_CMD} = C_I(ADD_CMD) - 0.5*(C_I(CLK) + C_I(CLK\#))$

NOTE 11. $C_{DIO} = C_{IO} (DQ, DM) - 0.5 * (C_{IO} (DQS) + C_{IO} (DQS#))$

NOTE 12. Maximum external load capacitance on ZQ pin: 5 pF.

JEDEC Standard No. 79-3E Page 156

This page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

12.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

12.1.1 Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$
tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right) / N
$$

where $N = 200$

12.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

12.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$
tCH(avg) = \left(\sum_{j=1}^{N} tCH_j\right) / (N \times tCK(avg))
$$

where $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$
tCL(avg) = \left(\sum_{j=1}^{N} tCL_j\right) / (N \times tCK(avg))
$$

where $N = 200$

12.1.4 Definition for tJIT(per) and tJIT(per,lck)

 $tJIT(per)$ is defined as the largest deviation of any signal tCK from $tCK(avg)$.

12.1 Clock Specification (Cont'd) 12.1.4 Definition for tJIT(per) and tJIT(per,lck) (Cont'd)

tJIT(per) = Min/max of {tCK_i - tCK(avg) where $i = 1$ to 200}.

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

12.1.5 Definition for tJIT(cc) and tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $tJIT(cc) = Max of |\{tCK_{i+1} - tCK_{i}\}|.$

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

12.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from $tCK(avg)$. tERR is not subject to production test.

12.2 Refresh parameters by device density

Table 61 — Refresh parameters by device density													
Parameter	Symbol		512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes				
REF command to ACT or REF command time		tRFC	90	110	160	300	350	ns					
Average periodic refresh	tREFI	$0 °C \leq T_{\text{CASE}} \leq 85 °C$	7.8	7.8	7.8	7.8	7.8	μ s					
interval		85 °C < T_{CASE} \leq 95 °C	3.9	3.9	3.9	3.9	3.9	μ s					

Table 61 — Refresh parameters by device density

NOTE 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

12.3 Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

Table 62 — DDR3-800 Speed Bins and Operating Conditions

12.3 Standard Speed Bins (Cont'd)

12.3 Standard Speed Bins (Cont'd)

Table 64 — DDR3-1333 Speed Bins and Operating Conditions

12.3 Standard Speed Bins (Cont'd)

Table 65 — DDR3-1600 Speed Bins and Operating Conditions

12.3 Standard Speed Bins (Cont'd)

Table 65 — DDR3-1600 Speed Bins and Operating Conditions(Cont'd)

xx

12.3 Standard Speed Bins (Cont'd)

Table 66 — DDR3-1866 Speed Bins and Operating Conditions

12.3 Standard Speed Bins (Cont'd)

Table 67 — DDR3-2133 Speed Bins and Operating Conditions

12.3 Standard Speed Bins (Cont'd)

Table 67 — DDR3-2133 Speed Bins and Operating Conditions(Cont'd)

 $\boldsymbol{\psi}$
12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-2133 (Cont'd) 12.3 Standard Speed Bins (Cont'd)

12.3.1 Speed Bin Table Notes

Absolute Specification (T_{OPER} ; $V_{\text{DDO}} = V_{\text{DD}} = 1.5V + (-0.075 V)$;

- NOTE 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- NOTE 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, 1.25, 1.07, or 0.938 ns) when calculating CL $[nCK] = tAA$ $[ns] / tCK(AVG)$ $[ns]$, rounding up to the next 'Supported CL', where $tCK(AVG) = 3.0$ ns should only be used for $CL = 5$ calculation.
- NOTE 3. tCK(AVG).MAX limits: Calculate $tCK(AVG) = tAA.MAX / CL SELECTED$ and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.5 ns or 1.25 ns or 1.07 ns or 0.938 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- NOTE 4. 'Reserved' settings are not allowed. User must program a different value.
- NOTE 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- NOTE 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization. **xxxx**
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
xxxx
- NOTE 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 9. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 10.Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 11. For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRPmin must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333H devices supporting down binning to DDR3-1066F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600K devices supporting down binning to DDR3-1333H or DDR3-1066F should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accodingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333H and 48.125ns $(tRASmin + tRPmin = 35$ ns + 13.125 ns) for DDR3-1600K.
- NOTE 12.DDR3 800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.
- NOTE 13.For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.

JEDEC Standard No. 79-3E Page 168

This page left blank.

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13 Electrical Characteristics and AC Timing

13.1 Timing Parameters for DDR3-800, DDR3-1067, DDR3-1333, and DDR3-1600

Table 68 — Timing Parameters by Speed Bin

NOTE: The following general notes from page [181](#page-194-0) apply to [Table](#page-182-0) 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

JEDEC Standard No. 79-3E
Page 170

13 Electrical Characteristics and AC Timing (Cont'd)

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
171

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

13 Electrical Characteristics and AC Timing (Cont'd)

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

NOTE: The following general notes from page 181 apply to Table 68: Note a. VDD =VDDQ = 1.5V +/- 0.075V

R

JEDEC Standard No. 79-3E JEDEC Standard No. 79-3E
Page 175

13 Electrical Characteristics and AC Timing (Cont'd)

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13.2 Timing Paramters for DDR3-1866 and DDR3-2133 Speed Bins

Table 69 — Timing Parameters by Speed Bin

NOTE: The following general notes from page [181](#page-194-1) apply to [Table 69](#page-189-0): Note a. VDD =VDDQ = 1.5V +/- 0.075V

13.2 Timing Paramters for DDR3-1866 and DDR3-2133 Speed Bins (Cont'd)

Table 69 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 181 apply to Table 69: Note a. VDD =VDDQ = 1.5V +/- 0.075V

13.2 Timing Paramters for DDR3-1866 and DDR3-2133 Speed Bins (Cont'd)

Table 69 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 181 apply to Table 69: Note a. VDD =VDDQ = 1.5V +/- 0.075V

13.2 Timing Paramters for DDR3-1866 and DDR3-2133 Speed Bins (Cont'd)

Table 69 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 181 apply to Table 69: Note a. VDD =VDDQ = 1.5V +/- 0.075V

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13.2 Timing Paramters for DDR3-1866 and DDR3-2133 Speed Bins (Cont'd)

Table 69 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 181 apply to Table 69: Note a. VDD =VDDQ = 1.5V +/- 0.075V

 $\boldsymbol{\psi}$

13.3 Jitter Notes

13.4 Timing Parameter Notes

- NOTE 1. Actual value dependant upon measurement level definitions [See Figure 45 "Method for calcu](#page-83-0)[lating tWPRE transitions and endpoints" on page](#page-83-0) 70 and [See Figure 46 — "Method for calculat](#page-83-1)[ing tWPST transitions and endpoints" on page 70.](#page-83-1)
- NOTE 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- NOTE 3. The max values are system dependent.
- NOTE 4. WR as programmed in mode register
- NOTE 5. Value must be rounded-up to next higher integer value
- NOTE 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- NOTE 7. For definition of RTT turn-on time tAON [See 5.2.2 "Timing Parameters" on page 90](#page-103-0).
- NOTE 8. For definition of RTT turn-off time tAOF [See 5.2.2 "Timing Parameters" on page 90.](#page-103-0)
- NOTE 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- NOTE 10. WR in clock cycles as programmed in MR0.
- NOTE 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. [See Figure 28 — "Clock to Data Strobe Relationship" on](#page-71-0) [page 58](#page-71-0)
- NOTE 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by t.b.d.
- NOTE 13. Value is only valid for RON34
- NOTE 14. Single ended signal parameter. Refer to chapter <t.b.d.> for definition and measurement method. er needs to be
efer to chap
- NOTE 15. tREFI depends on TOPER
- NOTE 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, $CK\#$ differential slew rate. Note for DO and DM signals, $VREF(DC) = VRefDO(DC)$. For input only pins except RESET#, $VRef(DC) = VRefCA(DC)$. [See 13.5 "Address / Command](#page-197-0) [Setup, Hold and Derating" on page 184](#page-197-0)
- NOTE 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except $RESET\#$, $VRef(DC) = VRefCA(DC)$. [See 13.6 "Data Setup, Hold and](#page-205-0) [Slew Rate Derating" on page 192.](#page-205-0)
- NOTE 18. Start of internal write transaction is defined as follows:

For BL8 (fixed by MRS and on- the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (on- the- fly): Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

- NOTE 19. The maximum read preamble is bound by tLZ(DQS)min on the left side and tDQSCK(max) on the right side. [See Figure 28 — "Clock to Data Strobe Relationship" on page 58](#page-71-0)
- NOTE 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- NOTE 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFP-DEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. [See 4.17.3 "Power-Down clarifications - Case 2" on page 87](#page-100-0)

13 Electrical Characteristics and AC Timing (Cont'd) 13.4 Data Setup, Hold and Slew Rate Derating (Cont'd)

- NOTE 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- NOTE 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

ZQCorrection
(*TSens* × *Tdriftrate*) + (*VSens* × *Vdriftrate*)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / ^oC, VSens = 0.15% / mV, Tdriftrate = $1\,^{\circ}$ C / sec and Vdriftrate $= 15$ mV $\frac{1}{2}$ sec, then the interval between ZQCS commands is calculated as:

$$
\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 ms
$$

NOTE 24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.

-
- NOTE 25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- NOTE 26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- NOTE 27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point $[(175 \text{ mv} - 150 \text{ mV}) / 1 \text{ V/ns}]$.
- NOTE 28. Pulse width of a input signal is defined as the width between the first crossing of Vref(dc) and the consecutive crossing of Vref(dc).
- NOTE 29. tDQSL describes the instantaneous differential input low pulse width on DQS - DQS#, as measured from one falling edge to the next consecutive rising edge.
- NOTE 30. tDQSH describes the instantaneous differential input high pulse width on DQS - DQS#, as measured from one rising edge to the next consecutive falling edge.
- NOTE 31. tDQSH,act + tDQSL,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- NOTE 32. tDSH,act + tDSS,act = 1 tCK,act; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

13.5 Address / Command Setup, Hold and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see [Table 70\)](#page-197-1) to the ΔtIS and ΔtIH derating value (see [Table 71](#page-198-0)) respectively. Example: tIS (total setup time) = tIS(base) + $\triangle tIS$

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(de)}$ and the first crossing of $V_{IH(ac)}$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value (see [Figure 111\)](#page-201-0). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to $V_{REF(dc)}$ level is used for derating value (see [Figure 113\)](#page-203-0).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of $V_{REF(dc)}$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of $V_{REF(dc)}$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF(dc)}$ region', use nominal slew rate for derating value (see [Figure 112](#page-202-0)). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see [Figure 114](#page-204-0)).

For a valid transition the input signal has to remain above/below $V_{I}H/IL(ac)$ for some time t_{VAC} (see Table 75).
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not [Table 75\)](#page-200-0).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition, a valid input signal is still required to complete the transition and reach $V_{\text{IH/IL(ac)}}$.

For slew rates in between the values listed in Table [71,](#page-198-0) the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Symbol	Reference	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Units
tIS(base) $AC175$	$V_{I H/L(ac)}$	200	125	65	45	$\overline{}$	\overline{a}	ps
tIS(base) AC150	$V_{I H/L(ac)}$	350	275	190	170	$\overline{}$	$\overline{}$	ps
tIS(base) AC135	$V_{I H/L(ac)}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$			ps
tIS(base) AC125	$V_{I H/L(ac)}$		$\overline{}$	$\overline{}$	$\overline{}$			ps
tH(base) DC100	V _{IH/L} (dc)	275	200	140	120			DS

Table 70 — ADD/CMD Setup and Hold Base-Values for 1V/ns

NOTE 1. (ac/dc referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate)

NOTE 2. The tIS(base) AC150 specifications are adjusted from the tIS(base) AC175 specification by adding an additional 125 ps for DDR3-800/1066 or 100ps for DDR3-1333/1600 of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point $[(175 \text{ mv} - 150 \text{ mV}) / 1 \text{ V/ns}].$

NOTE 3. The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75 ps for DDR3-1866 and 65ps for DDR3-2133 to accommodate for the lower alternate threshold of 125 mV and another 10 ps to account for the earlier reference point $[(135 \text{ mv} - 125 \text{ mV})/$ 1 V/ns].

13.5 Address / Command Setup, Hold and Derating (Cont'd)

Table 71 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based AC175 Threshold

Table 72 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based - Alternate

13.5 Address / Command Setup, Hold and Derating (Cont'd)

Table 73 — Derating values DDR3-1866/2133 tIS/tIH - ac/dc based Alternate AC135 Threshold

Table 74 — Derating values DDR3-1866/2133 tIS/tIH - ac/dc based Alternate AC125 Threshold xxx

13.5 Address / Command Setup, Hold and Derating (Cont'd)

xx

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13.5 Address / Command Setup, Hold and Derating (Cont'd)

Figure 111 — Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} (for ADD/CMD **with respect to clock).**

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13.5 Address / Command Setup, Hold and Derating (Cont'd)

Figure 113 — Illustration of tangent line for setup time t_{IS} (for ADD/CMD with respect to **clock)**

13 Electrical Characteristics and AC Timing (Cont'd) 13.5 Address / Command Setup, Hold and Derating (Cont'd)

Figure 114 — Illustration of tangent line for for hold time t_{IH} (for ADD/CMD with respect **to clock)**

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13.6 Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see [Table 76](#page-205-1)) to the ΔtDS and ΔtDH (see [Table 77](#page-206-0)) derating value respectively. Example: tDS (total setup time) = tDS(base) + \triangle tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(de)}$ and the first crossing of $V_{IH(ac)}$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)}$ max (see [Figure 115](#page-209-0)). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to $V_{REF(dc)}$ level is used for derating value (see [Figure 117\)](#page-211-0).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)}$ max and the first crossing of $V_{REF(dc)}$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)}min$ and the first crossing of $V_{REF(dc)}$ (see [Figure 116\)](#page-210-0). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF(dc)}$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see [Figure 118\)](#page-212-0).

For a valid transition the input signal has to remain above/below $V_{I}H/IL(ac)$ for some time t_{VAC} (see Table 80).
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not [Table 80\)](#page-208-0).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{\text{IH/IL(ac)}}$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Symbol	Reference	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	DDR3-2133	Units
tDS(base) $AC175$	V IH/L(ac)	75	25	$\overline{}$	$\overline{}$		$\overline{}$	ps
tDS(base) AC150	V IH/L(ac)	125	75	30	10		$\overline{}$	ps
tDS(base) AC135	V IH/L(ac)	$\overline{}$		$\overline{}$	$\overline{}$	TBD	TBD	ps
tDH(base) DC100	V _{IH/L} (dc)	150	100	65	45	TBD	TBD	ps

Table 76 — Data Setup and Hold Base-Values

NOTE: (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Table 77 — Derating values DDR3-800/1066 tDS/tDH - (AC175)

NOTE 1. Cell contents shaded in red are defined as 'not supported'.

Table 78 — Derating values for DDR3-800/1066/1333/1600 tDS/tDH - (AC150)Derating

NOTE 1. Cell contents shaded in red are defined as 'not supported'.

13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Table 79 — Derating values for DDR3-1866/2133 tDS/tDH - (AC135)

NOTE:

1.Cell contents shaded in red are defined as 'not supported'. **xxx**

Table 80 — Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid DQ transition

13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST

13 Electrical Characteristics and AC Timing (Cont'd) 13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Figure 116 — Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to **strobe)**

JEDEC Standard No. 79-3E Page 198

13 Electrical Characteristics and AC Timing (Cont'd)

13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Figure 117 — Illustration of tangent line for setup time t_{DS} (for DQ with respect to strobe)

13 Electrical Characteristics and AC Timing (Cont'd) 13.6 Data Setup, Hold and Slew Rate Derating (Cont'd)

Figure 118 — Illustration of tangent line for for hold time t_{DH} (for DQ with respect to **strobe)**

This page left blank.

Annex A (informative) Differences between JESD79-3E, and JESD79-3D.

This table briefly describes most of the changes made to this standard, JESD79-3E, compared to its predecessor, JESD79-3D. Some editorial changes are not included.

Annex A (informative) Differences between JESD79-3E, and JESD79-3D.

This table briefly describes most of the changes made to this standard, JESD79-3E, compared to its predecessor, JESD79-3D. Some editorial changes are not included.

 $\boldsymbol{\phi}$
Annex A.1 (informative) Differences between JESD79-3D, and JESD79-3C.

This table briefly describes most of the changes made to this standard, JESD79-3D, compared to its predecessor, JESD79-3C. Some editorial changes are not included.

Annex A.2 (informative) Differences between JESD79-3C, and JESD79-3B.

This table briefly describes most of the changes made to this standard, JESD79-3C, compared to its predecessor, JESD79-3B. Some editorial changes are not included.

Annex A.2 (informative) Differences between JESD79-3C, and JESD79-3B.

This table briefly describes most of the changes made to this standard, JESD79-3C, compared to its predecessor, JESD79-3B. Some editorial changes are not included.

Annex A.3 (informative) Differences between JESD79-3B, and JESD79-3A.

This table briefly describes most of the changes made to this standard, JESD79-3B, compared to its predecessor, JESD79-3A. Some editorial changes and format-updates of figures are not included.

Annex A.3 (informative) Differences between JESD79-3B, and JESD79-3A.

This table briefly describes most of the changes made to this standard, JESD79-3B, compared to its predecessor, JESD79-3A. Some editorial changes and format-updates of figures are not included.

 $\boldsymbol{\psi}$

Annex A.4 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

Annex A.4 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

Annex A.4 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

 $\boldsymbol{\psi}$

Standard Improvement Form JEDEC JESD79-3E

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

Downloaded by Zhang Fuwen (Dean.Sinaean@gmail.com) on Jun 13, 2024, 11:50 am CST